Synthesis of Control Unit with Modified Microinstructions

A. Barkalov, L. Titarenko, J. BlEGANOWSKI
{"title":"Synthesis of Control Unit with Modified Microinstructions","authors":"A. Barkalov, L. Titarenko, J. BlEGANOWSKI","doi":"10.1109/MIXDES.2007.4286140","DOIUrl":null,"url":null,"abstract":"The method of optimization of the hardware amount in addressing circuit of compositional microprogram control unit is proposed. Method is based on expansion of the microinstruction format by the field with code of the class of pseudoequivalent operational linear chains. Minimization is reached due to decrease of the number of terms in system of Boolean functions describing the addressing circuit. An example of application of proposed method is shown.","PeriodicalId":310187,"journal":{"name":"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems","volume":"126 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MIXDES.2007.4286140","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

The method of optimization of the hardware amount in addressing circuit of compositional microprogram control unit is proposed. Method is based on expansion of the microinstruction format by the field with code of the class of pseudoequivalent operational linear chains. Minimization is reached due to decrease of the number of terms in system of Boolean functions describing the addressing circuit. An example of application of proposed method is shown.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
带有修改微指令的控制单元的合成
提出了组合式微程序控制单元寻址电路中硬件数量的优化方法。该方法基于伪等价操作线性链类代码的域对微指令格式进行扩展。由于减少了描述寻址电路的布尔函数系统中的项数,达到了最小化。最后给出了该方法的应用实例。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Tradeoffs and Optimization in Analog CMOS Design Aura Removal Algorithm for High-Temperature Image Quantitative Analysis Systems Design of CMCU with EOLC and Encoding of Collections of Microoperations Accuracy of Analytical Evaluation of Interconnection Capacitances in Crossing Buses Design of Operational Amplifier with Low Power Consumption in 0.35 μm Technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1