Design tradeoffs for voltage controlled crystal oscillators with built-in calibration mechanisms

Jose Pedro Cardoso, J. M. D. Silva
{"title":"Design tradeoffs for voltage controlled crystal oscillators with built-in calibration mechanisms","authors":"Jose Pedro Cardoso, J. M. D. Silva","doi":"10.1109/IDT.2013.6727100","DOIUrl":null,"url":null,"abstract":"Timing is a critical issue in communication systems, especially for synchronous communications. These show a high dependence on the clock signal purity due to errors that can be introduced into the decision process. This paper addresses the design, on a 130nm CMOS process, of a Radiation Tolerant Voltage Controlled Quartz Crystal Oscillator (VCXO), including techniques to reduce the influence of radiation and noise on its performance. The VCXO is included on a PLL designed to work within High Energy Physics (HEP) experiments.","PeriodicalId":446826,"journal":{"name":"2013 8th IEEE Design and Test Symposium","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 8th IEEE Design and Test Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IDT.2013.6727100","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Timing is a critical issue in communication systems, especially for synchronous communications. These show a high dependence on the clock signal purity due to errors that can be introduced into the decision process. This paper addresses the design, on a 130nm CMOS process, of a Radiation Tolerant Voltage Controlled Quartz Crystal Oscillator (VCXO), including techniques to reduce the influence of radiation and noise on its performance. The VCXO is included on a PLL designed to work within High Energy Physics (HEP) experiments.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有内置校准机构的电压控制晶体振荡器的设计权衡
时序是通信系统中的一个关键问题,尤其是同步通信。由于可能引入决策过程的误差,这些显示了对时钟信号纯度的高度依赖。本文介绍了一种基于130nm CMOS工艺的容辐射压控石英晶体振荡器(VCXO)的设计,包括降低辐射和噪声对其性能影响的技术。VCXO包含在设计用于高能物理(HEP)实验的锁相环上。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Assertion based on-line fault detection applied on UHF RFID tag Evaluation of the angle of arrival based techniques Novel designs of digital detection analyzer for intelligent detection and analysis in digital microfluidic biochips Systolic architecture for hardware implementation of two-dimensional non-separable filter-bank Compilation optimization exploration for thermal dissipation reduction in embedded systems
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1