FPGA implementation of Alamouti MIMO log-likelihood ratio selection for receiver-antenna selection combining

Abstract

The Alamouti multiple-input multiple-output (MIMO) detector based on the log-likelihood ratio (LLR) selection statistic for receiver-antenna selection combining (SC) is implemented on an FPGA platform, where hardware simulation using Verilog HDL is illustrated, and the BPSK signaling is considered.