Triple-mode MAP/VA timing analysis for unified convolutional/turbo decoder design

Abstract

To satisfy the advanced FEC standard that performs both convolutional coding and turbo coding, a unified convolutional/turbo decoder is needed. The timing of both Viterbi and MAP algorithms are analyzed. We introduce three techniques, including interleaving, pointer, and parallel schemes, which can be used in timing charts to reduce memory or increase throughput. In recent works, several timing charts of VA or MAP have been presented, but there is no combined timing analysis of both algorithms. We propose two types of triple-mode MAP/VA timing charts by complementing the idle times of each other.