{"title":"A low power DSP core for an embedded MP3 decoder","authors":"Dishi Lai, Q. Lin, Sizhong Chen, M. Margala","doi":"10.1109/IECON.2001.975579","DOIUrl":null,"url":null,"abstract":"A low power 32-bit 20 MIPS DSP core designed for MPEG1 Audio Layer III (MP3) decoder is proposed. It has an architecture designed specifically for MP3 decoding algorithm implementation. The authors used the instruction level clock gating technique to achieve lower power for portable applications besides other effective dynamic power management schemes. A 0.25 /spl mu/m, 2.5 V CMOS process was used.","PeriodicalId":345608,"journal":{"name":"IECON'01. 27th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.37243)","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-11-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IECON'01. 27th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.37243)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IECON.2001.975579","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
A low power 32-bit 20 MIPS DSP core designed for MPEG1 Audio Layer III (MP3) decoder is proposed. It has an architecture designed specifically for MP3 decoding algorithm implementation. The authors used the instruction level clock gating technique to achieve lower power for portable applications besides other effective dynamic power management schemes. A 0.25 /spl mu/m, 2.5 V CMOS process was used.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
