Hsien-Ku Chen, J. Sha, D. Chang, Y. Juang, Chin-Fong Chiu
{"title":"A Merged LNA-Mixer Design with On-Chip Balun","authors":"Hsien-Ku Chen, J. Sha, D. Chang, Y. Juang, Chin-Fong Chiu","doi":"10.1109/VDAT.2006.258184","DOIUrl":null,"url":null,"abstract":"In this paper, the design and application of an on-chip transformer balun for RFIC has presented. Single-ended primary and differential secondary are constructed without using three individual windings for simple layout. Besides, this new topology has the same physical common visual ground point for second winding, which eliminates imbalance due to potential difference at the ground from conventional trifilar. Furthermore, this new on-chip balun is successfully applied to the integration of 5.8-GHz LNA-mixer implemented on SiGe 0.35-mum BiCMOS process then achieves 4.15-dB noise figure (NF), 34.61-dB conversion gain, and -9.5-dBm input third-order intercept-point with low power consumption of 9-mW","PeriodicalId":356198,"journal":{"name":"2006 International Symposium on VLSI Design, Automation and Test","volume":"413 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 International Symposium on VLSI Design, Automation and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2006.258184","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
In this paper, the design and application of an on-chip transformer balun for RFIC has presented. Single-ended primary and differential secondary are constructed without using three individual windings for simple layout. Besides, this new topology has the same physical common visual ground point for second winding, which eliminates imbalance due to potential difference at the ground from conventional trifilar. Furthermore, this new on-chip balun is successfully applied to the integration of 5.8-GHz LNA-mixer implemented on SiGe 0.35-mum BiCMOS process then achieves 4.15-dB noise figure (NF), 34.61-dB conversion gain, and -9.5-dBm input third-order intercept-point with low power consumption of 9-mW
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
