Multi-valued Decision Diagrams for k-Out-of-n Three-State Systems

2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL) Pub Date : 2017-05-01 DOI:10.1109/ISMVL.2017.38

M. Kvassay, E. Zaitseva, V. Levashenko, J. Kostolny

引用次数: 2

Abstract

One of the current issues in reliability analysis is investigation of complex systems that are composed of many components of variable nature. This variability implies that such systems have usually several performance levels and, therefore, they are modelled as Multi-State Systems (MSSs). Analysis of MSSs is a challenging task that consists of several steps. The principal task is a creation of such model that can be processed in a reasonable time. One of the possible ways for solving this task is application of tools related to multiple-valued logic. In this paper, we focus on a specific class of MSSs that is known as k-out-of-n systems. We develop a method that can be used for creation of a good model for this kind of MSSs. The presented method is based on multi-valued decision diagrams.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

k- out -n三态系统的多值决策图

可靠性分析的一个重要课题是研究由许多变量组成的复杂系统。这种可变性意味着这样的系统通常有几个性能级别，因此，它们被建模为多状态系统(mss)。分析mss是一项具有挑战性的任务，包括几个步骤。主要任务是创建可以在合理时间内处理的这样的模型。解决这一问题的可能方法之一是应用与多值逻辑相关的工具。在本文中，我们关注的是一类特殊的mss，即k-out- n系统。我们开发了一种方法，可以用于创建这种mss的良好模型。该方法基于多值决策图。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL)

自引率

0.00%

发文量

期刊最新文献

Extending Ideal Paraconsistent Four-Valued Logic Extensions to the Reversible Hardware Description Language SyReC A Random Forest Using a Multi-valued Decision Diagram on an FPGA Skipping Embedding in the Design of Reversible Circuits A Novel Ternary Multiplier Based on Ternary CMOS Compact Model