A dual-symbol coding arithmetic coder architecture design for high speed EBCOT coding engine in JPEG2000

2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI:10.1109/ICASIC.2005.1611315

Yizhen Zhang, Chao Xu, L. Chen

引用次数: 10

Abstract

This paper presents a flexible dual-symbol coding arithmetic coder (MQ coder) architecture design for the parallel coding engines of embedded block coding with optimization truncation (EBCOT) tier-1 in JPEG2000. The flexible MQ coder (FMQ) can encode two symbols simultaneously per clock cycle by using the optimized combination method. It increases the throughput rate of the arithmetic coding, which can match the high throughput rate of the parallel context modeling modules. Experimental results show that one FMQ are able to handle two bit-planes/data-pairs for the bit-plane parallel EBCOT coding engine, and the computation time is decreased about 24% compared with the engine by using the regular MQ coder

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

JPEG2000中高速EBCOT编码引擎的双符号编码算法编码器结构设计

针对JPEG2000中具有优化截断(EBCOT)层的嵌入式分组编码并行编码引擎，提出了一种灵活的双符号编码算法编码器(MQ编码器)架构设计。灵活MQ编码器(FMQ)采用优化组合方法，可以在每个时钟周期内同时对两个符号进行编码。提高了算法编码的吞吐率，与并行上下文建模模块的高吞吐率相匹配。实验结果表明，对于位平面并行EBCOT编码引擎，一个FMQ可以处理两个位平面/数据对，与使用常规MQ编码器相比，计算时间减少了24%左右

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2005 6th International Conference on ASIC

自引率

0.00%

发文量

期刊最新文献

A CMOS continuous-time Gm-C filter and programmable gain amplifier for WPAN receivers A VLSI architecture for motion compensation interpolation in H.264/AVC Transition traversal coverage estimation for symbolic model checking Power reduction in high-speed inter-chip data communications An optimization of VLSI architecture for DFE used in Ethernet