Banquet speaker

2015 28th IEEE International System-on-Chip Conference (SOCC) Pub Date : 1900-01-01 DOI:10.1109/socc.2015.7406970

Y. Zorian

引用次数: 0

Abstract

Dr. Yervant Zorian is a Chief Architect and Fellow at Synopsys. Formerly, he was a Distinguished Member of Technical Staff AT&T Bell Laboratories, Vice President and Chief Scientist of Virage Logic, and Chief Technologist at LogicVision. He is currently the President of IEEE Test Technology Technical Council (TTTC), the founder and chair of the IEEE 1500 Standardization Working Group, the Editor-in-Chief Emeritus of the IEEE Design and Test of Computers and an Adjunct Professor at University of British Columbia. He served on the Board of Governors of Computer Society and CEDA, was the Vice President of IEEE Computer Society, and the General Chair of the 50th Design Automation Conference (DAC) and several other symposia and workshops.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

宴会的演讲者

Yervant Zorian博士是Synopsys的首席建筑师和研究员。此前，他是AT&T Bell Laboratories的杰出技术人员，Virage Logic的副总裁兼首席科学家，以及LogicVision的首席技术专家。他目前是IEEE测试技术委员会(TTTC)主席，IEEE 1500标准化工作组的创始人和主席，IEEE计算机设计和测试的名誉主编，以及不列颠哥伦比亚大学的兼职教授。他曾在计算机协会和CEDA的理事会任职，是IEEE计算机协会的副主席，也是第50届设计自动化会议(DAC)和其他几个专题讨论会和研讨会的主席。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2015 28th IEEE International System-on-Chip Conference (SOCC)

自引率

0.00%

发文量

期刊最新文献

Per-flow state management technique for high-speed networks A 5-b 1-GS/s 2.7-mW binary-search ADC in 90nm digital CMOS Low-latency power-efficient adaptive router design for network-on-chip A multi-level collaboration low-power design based on embedded system A high speed and low power content-addressable memory(CAM) using pipelined scheme