{"title":"Full Adder Circuit using Multi-Input MRL","authors":"Suparlerk Yamtim, S. Tooprakai","doi":"10.1109/ICEAST50382.2020.9165308","DOIUrl":null,"url":null,"abstract":"this paper proposes the Full Adder Circuit using Multi-Input MRL without CMOS. It is designed by Multi-Input MRL which component and delay time less than 1-bit full adder circuit using Hybrid Memristor-CMOS logic. Structure of Purpose circuit is most simple. The performances of Purpose circuit are compared with another full adder circuits are carried out by using LTspice simulator","PeriodicalId":224375,"journal":{"name":"2020 6th International Conference on Engineering, Applied Sciences and Technology (ICEAST)","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 6th International Conference on Engineering, Applied Sciences and Technology (ICEAST)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEAST50382.2020.9165308","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
this paper proposes the Full Adder Circuit using Multi-Input MRL without CMOS. It is designed by Multi-Input MRL which component and delay time less than 1-bit full adder circuit using Hybrid Memristor-CMOS logic. Structure of Purpose circuit is most simple. The performances of Purpose circuit are compared with another full adder circuits are carried out by using LTspice simulator
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
