A packet filtering mechanism with a packet delay distribution estimation function for IEEE 1588 time synchronization in a congested network

Abstract

This paper presents a packet filtering mechanism by using packet delay distribution estimation for improving the clock stability of time synchronization with IEEE 1588. We study a packet delay distribution estimation method by using a dedicated probing packet, and discuss the applicability of the estimation method for the clock control mechanism in IEEE 1588 slave nodes. Numerical simulations show that the packet delay distribution estimation method is effective for packet filtering in heavily congested networks.