J. de Lucas, M. Quintana, T. Riesgo, Y. Torroja, J. Uceda
{"title":"Design of a CAN interface for custom circuits","authors":"J. de Lucas, M. Quintana, T. Riesgo, Y. Torroja, J. Uceda","doi":"10.1109/IECON.1999.816477","DOIUrl":null,"url":null,"abstract":"This paper presents the experience of the development of a CAN interface to be integrated in custom circuits (ASICs, FPGAs). The CAN controller has been designed in VHDL, so it can be targeted to different implementation technologies. The design method of the block is also presented in the paper as an experience of how to easily design digital systems to be reused in different applications, assuring its quality and reliability.","PeriodicalId":378710,"journal":{"name":"IECON'99. Conference Proceedings. 25th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.99CH37029)","volume":"60 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-11-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IECON'99. Conference Proceedings. 25th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.99CH37029)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IECON.1999.816477","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6
Abstract
This paper presents the experience of the development of a CAN interface to be integrated in custom circuits (ASICs, FPGAs). The CAN controller has been designed in VHDL, so it can be targeted to different implementation technologies. The design method of the block is also presented in the paper as an experience of how to easily design digital systems to be reused in different applications, assuring its quality and reliability.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
