Text searching on Splash 2

[1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines Pub Date : 1993-04-05 DOI:10.1109/FPGA.1993.279466

V. Daniel, Pryor, Thistle, Nabeel Shirazi

引用次数: 45

Abstract

The paper proposes a flexible, reprogrammable hardware solution to the acceleration of text-based keyword search problems. In these problems, a stream of input text is checked against a known list of keywords (a dictionary) for occurrences of those keywords in the text. The authors' solution employs an attached processor called Splash 2, which exploits the speed and reconfigurability of field programmable gate array technology. The Splash 2 system was designed and built at the SRC for a wide variety of applications. A Splash 2 system is comprised of an interface board to a Sun Sparc-2 host and up to 16 Splash boards, each of which contains 16 Xilinx 4010 FPGAs interconnected in a linear array and also through a 16-way full crossbar switch. Each Xilinx chip is coupled with a 4 Mbit static RAM through a dedicated interface. The text searching program implemented on a one-board Splash 2 system is capable of processing text at an estimated rate of 50 million characters per second.<>

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

文字搜索的飞溅2

本文提出了一种灵活的、可重新编程的硬件解决方案来加速基于文本的关键字搜索问题。在这些问题中，输入文本流将根据已知关键字列表(字典)检查这些关键字在文本中的出现情况。作者的解决方案采用了一个名为Splash 2的附加处理器，它利用了现场可编程门阵列技术的速度和可重构性。Splash 2系统是在SRC设计和制造的，适用于各种应用。一个Splash 2系统由一个连接Sun Sparc-2主机的接口板和多达16个Splash板组成，每个Splash板包含16个Xilinx 4010 fpga，以线性阵列连接，也通过16路全交叉开关连接。每个赛灵思芯片通过专用接口与一个4mbit静态RAM耦合。在单板Splash 2系统上实现的文本搜索程序能够以每秒5000万个字符的估计速率处理文本。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

[1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines

自引率

0.00%

发文量

期刊最新文献

Virtual wires: overcoming pin limitations in FPGA-based logic emulators The CM-2X: a hybrid CM-2/Xilinx prototype Hardware acceleration of divide-and-conquer paradigms: a case study Data-folding in SRAM configurable FPGAs WASMII: a data driven computer on a virtual hardware