Optimized VLSI design for enhanced image downscaler

Abstract

Proposes the optimized hardware architecture for a high performance image downscaler. The proposed downscaler uses nonlinear digital filters for horizontal and vertical scalings. In order to achieve the optimization the filters are implemented with multiplexer-adder type scheme and all the filter coefficients are selected on the order of two's power. The usefulness of the scaler is also verified by comparing with a pixel drop downscaler. The proposed scaler is designed by using VHDL and implemented by using the IDEC-C632 0.65 /spl mu/m cell library.