Driving the intelligent testbanch: are we there yet?

Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940) Pub Date : 2004-11-10 DOI:10.1109/HLDVT.2004.1431271

H. Foster

引用次数: 0

Abstract

Position - What is needed today is the ability to manage the various verification processes in an intelligent fashion, which requires: Partition the system-level verification problem info a targeted optimal lower-level solution Manage the bookkeeping and interaction between the partitioned verification blocks Define (and then measure) various metrics that represent some notion of progress or completeness The intelligent testbench merges dynamic, formal, and mixed signal verification with advanced coverage feedback techniques. The benefit of using the intelligent testbench in the verification flow is to reduce many of the manual steps that verification engineers currently perform, particularly those related to partitioning the design info portions ideally targeted for various tools and coverage analysis.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

驾驶智能汽车:我们到了吗?

职位-今天需要的是以智能方式管理各种验证过程的能力，这需要:将系统级验证问题划分为目标最优的低层解决方案，管理划分的验证块之间的记录和交互，定义(然后度量)表示进度或完整性概念的各种度量。智能测试台架将动态的、正式的和混合的信号验证与高级覆盖反馈技术合并在一起。在验证流程中使用智能测试台的好处是减少了验证工程师当前执行的许多手动步骤，特别是那些与划分设计信息部分相关的步骤，这些部分理想地针对各种工具和覆盖率分析。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)

自引率

0.00%

发文量

期刊最新文献

On identifying functionally untestable transition faults ATPG based functional test for data paths: application to a floating point unit Exploiting hypergraph partitioning for efficient Boolean satisfiability Reference model based RTL verification: an integrated approach An event-based network-on-chip monitoring service