{"title":"A 12-bit 2.32 GS/s pipelined/SAR hybrid ADC with a high-linearity input buffer","authors":"Xuehao Guo, Zhiyang Li, Hao Fang, Zelin Jia, Fuli Tian, Chunyi Song, Zhiwei Xu","doi":"10.1587/elex.20.20230369","DOIUrl":null,"url":null,"abstract":"This paper presents a 12-bit 2.32 GS/s time-interleaved pipelined/successive-approximation register (SAR) hybrid analog-to-digital converter (ADC) implemented in 28 nm CMOS. To achieve high-linearity at several GS/s, a pseudo-differential push-pull input buffer with floating-body technique is proposed. A pipelined/SAR hybrid architecture with dual-channel sampling multiplying digital-to-analog converter (MDAC) and one shared flash sub-ADC is used exploiting a simple calibration. The ADC achieves a signal-to-noise-and-distortion-ratio (SNDR) of 55.68dB and a spurious-free-dynamic-range (SFDR) of 72.18dB at 1125MHz input and consumes 175 mW.","PeriodicalId":50387,"journal":{"name":"Ieice Electronics Express","volume":null,"pages":null},"PeriodicalIF":0.8000,"publicationDate":"2023-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Ieice Electronics Express","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1587/elex.20.20230369","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
This paper presents a 12-bit 2.32 GS/s time-interleaved pipelined/successive-approximation register (SAR) hybrid analog-to-digital converter (ADC) implemented in 28 nm CMOS. To achieve high-linearity at several GS/s, a pseudo-differential push-pull input buffer with floating-body technique is proposed. A pipelined/SAR hybrid architecture with dual-channel sampling multiplying digital-to-analog converter (MDAC) and one shared flash sub-ADC is used exploiting a simple calibration. The ADC achieves a signal-to-noise-and-distortion-ratio (SNDR) of 55.68dB and a spurious-free-dynamic-range (SFDR) of 72.18dB at 1125MHz input and consumes 175 mW.
期刊介绍：
An aim of ELEX is rapid publication of original, peer-reviewed short papers that treat the field of modern electronics and electrical engineering. The boundaries of acceptable fields are not strictly delimited and they are flexibly varied to reflect trends of the fields. The scope of ELEX has mainly been focused on device and circuit technologies. Current appropriate topics include:
- Integrated optoelectronics (lasers and optoelectronic devices, silicon photonics, planar lightwave circuits, polymer optical circuits, etc.)
- Optical hardware (fiber optics, microwave photonics, optical interconnects, photonic signal processing, photonic integration and modules, optical sensing, etc.)
- Electromagnetic theory
- Microwave and millimeter-wave devices, circuits, and modules
- THz devices, circuits and modules
- Electron devices, circuits and modules (silicon, compound semiconductor, organic and novel materials)
- Integrated circuits (memory, logic, analog, RF, sensor)
- Power devices and circuits
- Micro- or nano-electromechanical systems
- Circuits and modules for storage
- Superconducting electronics
- Energy harvesting devices, circuits and modules
- Circuits and modules for electronic displays
- Circuits and modules for electronic instrumentation
- Devices, circuits and modules for IoT and biomedical applications
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
