Arun S. Nair, Geeta Patil, Archit Agarwal, Aboli Vijayan Pai, B. Raveendran, S. Punnekkat
{"title":"CAMP: a hierarchical cache architecture for multi-core mixed criticality processors","authors":"Arun S. Nair, Geeta Patil, Archit Agarwal, Aboli Vijayan Pai, B. Raveendran, S. Punnekkat","doi":"10.1080/17445760.2023.2293913","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":508418,"journal":{"name":"International Journal of Parallel, Emergent and Distributed Systems","volume":"184 ","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2023-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Parallel, Emergent and Distributed Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1080/17445760.2023.2293913","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
