{"title":"A low-cost digital controller for a switching DC converter with improved voltage regulation","authors":"M.M. Islam;D.R. Allee;S. Konasani;A.A. Rodriguez","doi":"10.1109/LPEL.2004.840256","DOIUrl":null,"url":null,"abstract":"A new control algorithm with improved regulation is presented for a switching dc buck converter. The controller is realized with hardware description language (HDL) and can be implemented in any process. The controller uses four decision levels, combines pulse frequency modulation (PFM), pulse width modulation (PWM), and uses dithering for improved regulation. The controller is prototyped on a field programmable gate array (FPGA) and experimental results show good performance over input and load disturbances. Importantly, the controller does not require high resolution analog-to-digital conversion for signal processing, and also does not require fast digital clocking. This controller has significant potential to be widely used in industrial applications where cost and design time are of great concern.","PeriodicalId":100635,"journal":{"name":"IEEE Power Electronics Letters","volume":"2 4","pages":"121-124"},"PeriodicalIF":0.0000,"publicationDate":"2004-12-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/LPEL.2004.840256","citationCount":"36","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Power Electronics Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/1372507/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 36
Abstract
A new control algorithm with improved regulation is presented for a switching dc buck converter. The controller is realized with hardware description language (HDL) and can be implemented in any process. The controller uses four decision levels, combines pulse frequency modulation (PFM), pulse width modulation (PWM), and uses dithering for improved regulation. The controller is prototyped on a field programmable gate array (FPGA) and experimental results show good performance over input and load disturbances. Importantly, the controller does not require high resolution analog-to-digital conversion for signal processing, and also does not require fast digital clocking. This controller has significant potential to be widely used in industrial applications where cost and design time are of great concern.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
