过采样Sigma elta A/转换器的改进消除滤波器设计

2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI:10.1109/ICASIC.2005.1611308

Chen Lei, Zhao Yuan-fu, Gao De-yuan, Wen Wu, Wang Zongmin, Z. Xiaofei, Peng Heping

{"title":"过采样Sigma elta A/转换器的改进消除滤波器设计","authors":"Chen Lei, Zhao Yuan-fu, Gao De-yuan, Wen Wu, Wang Zongmin, Z. Xiaofei, Peng Heping","doi":"10.1109/ICASIC.2005.1611308","DOIUrl":null,"url":null,"abstract":"The paper presents a novel lower power polyphase transformable stage nonrecursive comb (PTSNC) filter architecture considering the area and power consumption, which is very suitable for high-order oversampled sigma delta A/D converters. The proposed decimation filter has 1/3 less hardware and power compared to conventional non-recursive decimation filters when the filter was implemented using 0.6-mum CMOS standard when the circuit work clock was 100MHz","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Modified ecimation ilter esign for Oversampled Sigma elta A/ Converters\",\"authors\":\"Chen Lei, Zhao Yuan-fu, Gao De-yuan, Wen Wu, Wang Zongmin, Z. Xiaofei, Peng Heping\",\"doi\":\"10.1109/ICASIC.2005.1611308\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper presents a novel lower power polyphase transformable stage nonrecursive comb (PTSNC) filter architecture considering the area and power consumption, which is very suitable for high-order oversampled sigma delta A/D converters. The proposed decimation filter has 1/3 less hardware and power compared to conventional non-recursive decimation filters when the filter was implemented using 0.6-mum CMOS standard when the circuit work clock was 100MHz\",\"PeriodicalId\":431034,\"journal\":{\"name\":\"2005 6th International Conference on ASIC\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-10-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 6th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASIC.2005.1611308\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 6th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASIC.2005.1611308","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

考虑到滤波器的面积和功耗，提出了一种适用于高阶过采样σ δ a /D转换器的低功率多相变换级非递归梳状滤波器(PTSNC)结构。当电路工作时钟为100MHz时，采用0.6 μ m CMOS标准实现该滤波器，与传统的非递归抽取滤波器相比，所提出的抽取滤波器的硬件和功耗减少了1/3

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

A Modified ecimation ilter esign for Oversampled Sigma elta A/ Converters

The paper presents a novel lower power polyphase transformable stage nonrecursive comb (PTSNC) filter architecture considering the area and power consumption, which is very suitable for high-order oversampled sigma delta A/D converters. The proposed decimation filter has 1/3 less hardware and power compared to conventional non-recursive decimation filters when the filter was implemented using 0.6-mum CMOS standard when the circuit work clock was 100MHz

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2005 6th International Conference on ASIC

自引率

0.00%

发文量

期刊最新文献

A CMOS continuous-time Gm-C filter and programmable gain amplifier for WPAN receivers A VLSI architecture for motion compensation interpolation in H.264/AVC Transition traversal coverage estimation for symbolic model checking Power reduction in high-speed inter-chip data communications An optimization of VLSI architecture for DFE used in Ethernet