5Mgate/414mW网络媒体SoC, 0.13um CMOS,具有720p多标准视频解码

Ning Ma, Zhibo Pang, Jun Chen, H. Tenhunen, Lirong Zheng
{"title":"5Mgate/414mW网络媒体SoC, 0.13um CMOS,具有720p多标准视频解码","authors":"Ning Ma, Zhibo Pang, Jun Chen, H. Tenhunen, Lirong Zheng","doi":"10.1109/ASSCC.2009.5357177","DOIUrl":null,"url":null,"abstract":"A flexible and high performance SoC is developed for networked media applications by integrating two RISC cores, Ethernet interface and coarse-grained configurable video decoding unit. Real-time 1280×720@25fps MPEG-2/MPEG-4/RealVideo decoding is achieved for on-line video streams. The SoC is fabricated in 0.13um single-poly eight-metal CMOS technology with die size of 6.4mm × 6.4mm. To achieve low power design, flexible power management strategy is implemented including dynamic configuration of clock frequency synthesis and module level clock gating according to the workloads. The maximum power consumption is 414mW at 1.2V supply voltage with the corresponding system frequency of 216MHz, when real-time HD (1280×720@25fps) video streams are decoded. The power consumption is reduced to 95mW for real-time CIF (352×288@25fps) video stream decoding at 27MHz system frequency.","PeriodicalId":263023,"journal":{"name":"2009 IEEE Asian Solid-State Circuits Conference","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A 5Mgate/414mW networked media SoC in 0.13um CMOS with 720p multi-standard video decoding\",\"authors\":\"Ning Ma, Zhibo Pang, Jun Chen, H. Tenhunen, Lirong Zheng\",\"doi\":\"10.1109/ASSCC.2009.5357177\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A flexible and high performance SoC is developed for networked media applications by integrating two RISC cores, Ethernet interface and coarse-grained configurable video decoding unit. Real-time 1280×720@25fps MPEG-2/MPEG-4/RealVideo decoding is achieved for on-line video streams. The SoC is fabricated in 0.13um single-poly eight-metal CMOS technology with die size of 6.4mm × 6.4mm. To achieve low power design, flexible power management strategy is implemented including dynamic configuration of clock frequency synthesis and module level clock gating according to the workloads. The maximum power consumption is 414mW at 1.2V supply voltage with the corresponding system frequency of 216MHz, when real-time HD (1280×720@25fps) video streams are decoded. The power consumption is reduced to 95mW for real-time CIF (352×288@25fps) video stream decoding at 27MHz system frequency.\",\"PeriodicalId\":263023,\"journal\":{\"name\":\"2009 IEEE Asian Solid-State Circuits Conference\",\"volume\":\"5 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-12-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE Asian Solid-State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSCC.2009.5357177\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2009.5357177","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

通过集成两个RISC内核、以太网接口和粗粒度可配置视频解码单元,为网络媒体应用开发了灵活、高性能的SoC。实时1280×720@25fps MPEG-2/MPEG-4/RealVideo解码实现在线视频流。该SoC采用0.13um单聚八金属CMOS技术制造,芯片尺寸为6.4mm × 6.4mm。为了实现低功耗设计,采用灵活的电源管理策略,根据工作负载动态配置时钟频率合成和模块级时钟门控。实时高清(1280×720@25fps)视频流解码时,最大功耗为414mW,电源电压为1.2V,系统频率为216MHz。功耗降低到95mW实时CIF (352x 288@25fps)视频流解码在27MHz系统频率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 5Mgate/414mW networked media SoC in 0.13um CMOS with 720p multi-standard video decoding
A flexible and high performance SoC is developed for networked media applications by integrating two RISC cores, Ethernet interface and coarse-grained configurable video decoding unit. Real-time 1280×720@25fps MPEG-2/MPEG-4/RealVideo decoding is achieved for on-line video streams. The SoC is fabricated in 0.13um single-poly eight-metal CMOS technology with die size of 6.4mm × 6.4mm. To achieve low power design, flexible power management strategy is implemented including dynamic configuration of clock frequency synthesis and module level clock gating according to the workloads. The maximum power consumption is 414mW at 1.2V supply voltage with the corresponding system frequency of 216MHz, when real-time HD (1280×720@25fps) video streams are decoded. The power consumption is reduced to 95mW for real-time CIF (352×288@25fps) video stream decoding at 27MHz system frequency.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A rate-controllable near-lossless data compression IP for HDTV decoder LSI in 65nm CMOS An accurate current reference using temperature and process compensation current mirror A charge pump current missmatch calibration technique for ΔΣ fractional-N PLLs in 0.18-μm CMOS A real-time ECG QRS detection ASIC based on wavelet multiscale analysis A 1.8dB NF 300mW SiP for 2.6GHz diversity S-DMB application
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1