S. Yoshizawa, Daisuke Nakagawa, N. Miyazaki, Takaya Kaji, Y. Miyanaga
{"title":"用于IEEE 802.11ac wlan的8×8单用户MIMO-OFDM的LSI开发","authors":"S. Yoshizawa, Daisuke Nakagawa, N. Miyazaki, Takaya Kaji, Y. Miyanaga","doi":"10.1109/ISCIT.2011.6089703","DOIUrl":null,"url":null,"abstract":"Multiple-input multiple-output orthogonal frequency multiplexing (MIMO-OFDM) is powerful in enhancing communication capacity or reliance. The IEEE802.11n standard defines use of four spatial streams in spatial division multiplexing (SDM). The task group of IEEE802.11ac will extend it to eight spatial streams. This paper reports LSI development of an 8×8 MIMO-OFDM baseband transceiver compatible with the IEEE802.11ac specification. Two types of 8×8 MMSE MIMO detectors based on Strassen's matrix inversion have been presented. The transceiver designed on 90-nm CMOS technology has 13.3 millions in logic gates and consumes 1.4 W in the maximum power dissipation.","PeriodicalId":226552,"journal":{"name":"2011 11th International Symposium on Communications & Information Technologies (ISCIT)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2011-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"LSI development of 8×8 single-user MIMO-OFDM for IEEE 802.11ac WLANs\",\"authors\":\"S. Yoshizawa, Daisuke Nakagawa, N. Miyazaki, Takaya Kaji, Y. Miyanaga\",\"doi\":\"10.1109/ISCIT.2011.6089703\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Multiple-input multiple-output orthogonal frequency multiplexing (MIMO-OFDM) is powerful in enhancing communication capacity or reliance. The IEEE802.11n standard defines use of four spatial streams in spatial division multiplexing (SDM). The task group of IEEE802.11ac will extend it to eight spatial streams. This paper reports LSI development of an 8×8 MIMO-OFDM baseband transceiver compatible with the IEEE802.11ac specification. Two types of 8×8 MMSE MIMO detectors based on Strassen's matrix inversion have been presented. The transceiver designed on 90-nm CMOS technology has 13.3 millions in logic gates and consumes 1.4 W in the maximum power dissipation.\",\"PeriodicalId\":226552,\"journal\":{\"name\":\"2011 11th International Symposium on Communications & Information Technologies (ISCIT)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 11th International Symposium on Communications & Information Technologies (ISCIT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCIT.2011.6089703\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 11th International Symposium on Communications & Information Technologies (ISCIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCIT.2011.6089703","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
LSI development of 8×8 single-user MIMO-OFDM for IEEE 802.11ac WLANs
Multiple-input multiple-output orthogonal frequency multiplexing (MIMO-OFDM) is powerful in enhancing communication capacity or reliance. The IEEE802.11n standard defines use of four spatial streams in spatial division multiplexing (SDM). The task group of IEEE802.11ac will extend it to eight spatial streams. This paper reports LSI development of an 8×8 MIMO-OFDM baseband transceiver compatible with the IEEE802.11ac specification. Two types of 8×8 MMSE MIMO detectors based on Strassen's matrix inversion have been presented. The transceiver designed on 90-nm CMOS technology has 13.3 millions in logic gates and consumes 1.4 W in the maximum power dissipation.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
