P. Da Graca, O. Duardo, S. Hosotani, S. Sugawa, Hong Jiang
{"title":"一种具有成本效益的MPEG-2高清电视系统和视频解码器集成下解码，图形和显示处理器","authors":"P. Da Graca, O. Duardo, S. Hosotani, S. Sugawa, Hong Jiang","doi":"10.1109/ICCE.1999.785196","DOIUrl":null,"url":null,"abstract":"A highly integrated second generation HDTV IC that supports MPEG-2, ATSC, BS4, and other standards is presented. It performs transport stream demultiplexing, video decoding, down conversion for 480I/P displays, display processing and 2D graphics. A full resolution output is provided for HDTV displays.","PeriodicalId":425143,"journal":{"name":"1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-06-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A cost effective MPEG-2 HDTV system and video decoder IC with integrated down decoder, graphics and display processor\",\"authors\":\"P. Da Graca, O. Duardo, S. Hosotani, S. Sugawa, Hong Jiang\",\"doi\":\"10.1109/ICCE.1999.785196\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A highly integrated second generation HDTV IC that supports MPEG-2, ATSC, BS4, and other standards is presented. It performs transport stream demultiplexing, video decoding, down conversion for 480I/P displays, display processing and 2D graphics. A full resolution output is provided for HDTV displays.\",\"PeriodicalId\":425143,\"journal\":{\"name\":\"1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277)\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-06-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCE.1999.785196\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCE.1999.785196","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A cost effective MPEG-2 HDTV system and video decoder IC with integrated down decoder, graphics and display processor
A highly integrated second generation HDTV IC that supports MPEG-2, ATSC, BS4, and other standards is presented. It performs transport stream demultiplexing, video decoding, down conversion for 480I/P displays, display processing and 2D graphics. A full resolution output is provided for HDTV displays.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
