使用1位全加法器结构的不同乘法器架构的性能分析

{"title":"使用1位全加法器结构的不同乘法器架构的性能分析","authors":"N. Kumar, G. S. C. Teja, K. Rajesh, V. Sandeep, K. B. Sindhuri","doi":"10.1201/9780429340710-2","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":231525,"journal":{"name":"Computer-Aided Developments: Electronics and Communication","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2019-09-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Performance analysis of different multiplier architectures using 1-bit full adder structures\",\"authors\":\"N. Kumar, G. S. C. Teja, K. Rajesh, V. Sandeep, K. B. Sindhuri\",\"doi\":\"10.1201/9780429340710-2\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":231525,\"journal\":{\"name\":\"Computer-Aided Developments: Electronics and Communication\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-09-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Computer-Aided Developments: Electronics and Communication\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1201/9780429340710-2\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Computer-Aided Developments: Electronics and Communication","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1201/9780429340710-2","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}