编译器导向的缓存行大小适应性

{"title":"编译器导向的缓存行大小适应性","authors":"D. Nicolaescu, Xiaomei Ji, A. Veidenbaum, A. Nicolau, Rajesh K. Gupta","doi":"10.1007/3-540-44570-6_15","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":226779,"journal":{"name":"Intelligent Memory Systems","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"Compiler-Directed Cache Line Size Adaptivity\",\"authors\":\"D. Nicolaescu, Xiaomei Ji, A. Veidenbaum, A. Nicolau, Rajesh K. Gupta\",\"doi\":\"10.1007/3-540-44570-6_15\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":226779,\"journal\":{\"name\":\"Intelligent Memory Systems\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-11-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Intelligent Memory Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1007/3-540-44570-6_15\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Intelligent Memory Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1007/3-540-44570-6_15","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}