{"title":"将硬件性能事件与CPU和DRAM功耗关联","authors":"Michael J. Giardino, Bonnie H. Ferri","doi":"10.1109/NAS.2016.7549395","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":298759,"journal":{"name":"IEEE International Conference on Networking, Architecture and Storages","volume":"53 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Correlating Hardware Performance Events to CPU and DRAM Power Consumption\",\"authors\":\"Michael J. Giardino, Bonnie H. Ferri\",\"doi\":\"10.1109/NAS.2016.7549395\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":298759,\"journal\":{\"name\":\"IEEE International Conference on Networking, Architecture and Storages\",\"volume\":\"53 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE International Conference on Networking, Architecture and Storages\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NAS.2016.7549395\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Conference on Networking, Architecture and Storages","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NAS.2016.7549395","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}