Manuel de Castro, David L. Vilariño, Yuri Torres, Diego R. Llanos
{"title":"现场可编程门阵列在加速现代高性能计算工作负载中的作用","authors":"Manuel de Castro, David L. Vilariño, Yuri Torres, Diego R. Llanos","doi":"10.1109/mc.2024.3378380","DOIUrl":null,"url":null,"abstract":"Reconfigurable hardware circuits, such as field-programmable gate arrays, have gained popularity in the high-performance computing (HPC) community in recent years. Nevertheless, their real contribution to accelerating HPC workloads is unclear in both potential and extent.","PeriodicalId":10623,"journal":{"name":"Computer","volume":"27 1","pages":""},"PeriodicalIF":2.0000,"publicationDate":"2024-06-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The Role of Field-Programmable Gate Arrays in the Acceleration of Modern High-Performance Computing Workloads\",\"authors\":\"Manuel de Castro, David L. Vilariño, Yuri Torres, Diego R. Llanos\",\"doi\":\"10.1109/mc.2024.3378380\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Reconfigurable hardware circuits, such as field-programmable gate arrays, have gained popularity in the high-performance computing (HPC) community in recent years. Nevertheless, their real contribution to accelerating HPC workloads is unclear in both potential and extent.\",\"PeriodicalId\":10623,\"journal\":{\"name\":\"Computer\",\"volume\":\"27 1\",\"pages\":\"\"},\"PeriodicalIF\":2.0000,\"publicationDate\":\"2024-06-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Computer\",\"FirstCategoryId\":\"94\",\"ListUrlMain\":\"https://doi.org/10.1109/mc.2024.3378380\",\"RegionNum\":4,\"RegionCategory\":\"计算机科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Computer","FirstCategoryId":"94","ListUrlMain":"https://doi.org/10.1109/mc.2024.3378380","RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
The Role of Field-Programmable Gate Arrays in the Acceleration of Modern High-Performance Computing Workloads
Reconfigurable hardware circuits, such as field-programmable gate arrays, have gained popularity in the high-performance computing (HPC) community in recent years. Nevertheless, their real contribution to accelerating HPC workloads is unclear in both potential and extent.
期刊介绍：
Computer, the flagship publication of the IEEE Computer Society, publishes peer-reviewed articles written for and by computer researchers and practitioners representing the full spectrum of computing and information technology, from hardware to software and from emerging research to new applications. The aim is to provide more technical substance than trade magazines and more practical ideas than research journals. Computer seeks to deliver useful information for all computing professionals and students, including computer scientists, engineers, and practitioners of all levels.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
