用于指定和综合芯片级接口的统一建模图

{"title":"用于指定和综合芯片级接口的统一建模图","authors":"Young Moo Lee, K. Park","doi":"10.1109/EUROMICRO.1999.10001","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":100495,"journal":{"name":"Euromicro Newsletter","volume":"115 1","pages":"1388-1389"},"PeriodicalIF":0.0000,"publicationDate":"1999-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Unified Modeling Graph for Specifying and Synthesizing Chip-Level Interfaces\",\"authors\":\"Young Moo Lee, K. Park\",\"doi\":\"10.1109/EUROMICRO.1999.10001\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":100495,\"journal\":{\"name\":\"Euromicro Newsletter\",\"volume\":\"115 1\",\"pages\":\"1388-1389\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Euromicro Newsletter\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EUROMICRO.1999.10001\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Euromicro Newsletter","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EUROMICRO.1999.10001","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}