一个音频ADC δ - σ调制器，具有100 dB SINAD和102 dB DR，使用二阶错配整形DAC

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) Pub Date : 2000-05-24 DOI:10.1109/CICC.2000.852609

E. Fogleman, Jared Welz, I. Galton

{"title":"一个音频ADC δ - σ调制器，具有100 dB SINAD和102 dB DR，使用二阶错配整形DAC","authors":"E. Fogleman, Jared Welz, I. Galton","doi":"10.1109/CICC.2000.852609","DOIUrl":null,"url":null,"abstract":"A second-order audio ADC /spl Delta//spl Sigma/ modulator using a low-complexity 33-level second-order mismatch-shaping DAC is presented. The DAC encoder is designed to reduce signal-dependent DAC noise modulation. The prototype was implemented in a 3.3 V 0.5 /spl mu/m single-poly CMOS process, and it achieves 100 dB SINAD and 102 dB DR.","PeriodicalId":20702,"journal":{"name":"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)","volume":"4 1","pages":"17-20"},"PeriodicalIF":0.0000,"publicationDate":"2000-05-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"68","resultStr":"{\"title\":\"An audio ADC delta-sigma modulator with 100 dB SINAD and 102 dB DR using a second-order mismatch-shaping DAC\",\"authors\":\"E. Fogleman, Jared Welz, I. Galton\",\"doi\":\"10.1109/CICC.2000.852609\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A second-order audio ADC /spl Delta//spl Sigma/ modulator using a low-complexity 33-level second-order mismatch-shaping DAC is presented. The DAC encoder is designed to reduce signal-dependent DAC noise modulation. The prototype was implemented in a 3.3 V 0.5 /spl mu/m single-poly CMOS process, and it achieves 100 dB SINAD and 102 dB DR.\",\"PeriodicalId\":20702,\"journal\":{\"name\":\"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)\",\"volume\":\"4 1\",\"pages\":\"17-20\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-05-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"68\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2000.852609\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2000.852609","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 68

摘要

提出了一种采用低复杂度33级二阶失配整形DAC的二阶音频ADC /spl Delta//spl Sigma/调制器。DAC编码器设计用于减少与信号相关的DAC噪声调制。该原型在3.3 V 0.5 /spl mu/m单多CMOS工艺中实现，实现了100 dB SINAD和102 dB DR。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

An audio ADC delta-sigma modulator with 100 dB SINAD and 102 dB DR using a second-order mismatch-shaping DAC

A second-order audio ADC /spl Delta//spl Sigma/ modulator using a low-complexity 33-level second-order mismatch-shaping DAC is presented. The DAC encoder is designed to reduce signal-dependent DAC noise modulation. The prototype was implemented in a 3.3 V 0.5 /spl mu/m single-poly CMOS process, and it achieves 100 dB SINAD and 102 dB DR.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)

自引率

0.00%

发文量