{"title":"软件无线电多相分解信道器","authors":"W. Yung, Min Jian, Yew Wee Ho","doi":"10.1109/ISCAS.2000.856334","DOIUrl":null,"url":null,"abstract":"Due to the relatively high data rate and the intensive filter operations involved, it is difficult to implement software defined radio functions on a general purpose processor for the channelizer in the base station receiver. This paper presents an efficient channelizer design based on the polyphase decomposition technique. The channelizer was modelled and comparison was made with conventional designs. In terms of the number of arithmetic operations per second, the new model had shown a 130/spl times/ improvement. This paper presents a more realistic outlook of the design improvement taking the algorithm complexities into account as well.","PeriodicalId":6422,"journal":{"name":"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2000-05-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"Polyphase decomposition channelizers for software radios\",\"authors\":\"W. Yung, Min Jian, Yew Wee Ho\",\"doi\":\"10.1109/ISCAS.2000.856334\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Due to the relatively high data rate and the intensive filter operations involved, it is difficult to implement software defined radio functions on a general purpose processor for the channelizer in the base station receiver. This paper presents an efficient channelizer design based on the polyphase decomposition technique. The channelizer was modelled and comparison was made with conventional designs. In terms of the number of arithmetic operations per second, the new model had shown a 130/spl times/ improvement. This paper presents a more realistic outlook of the design improvement taking the algorithm complexities into account as well.\",\"PeriodicalId\":6422,\"journal\":{\"name\":\"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-05-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.2000.856334\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS.2000.856334","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

摘要

由于相对较高的数据速率和密集的滤波操作,很难在通用处理器上为基站接收器中的信道器实现软件定义的无线电功能。本文提出了一种基于多相分解技术的高效信道化器设计。建立了该通道器的模型,并与传统设计进行了比较。就每秒的算术运算次数而言,新模型显示了130/spl倍/的改进。本文在考虑算法复杂性的情况下,对设计改进提出了更现实的看法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Polyphase decomposition channelizers for software radios
Due to the relatively high data rate and the intensive filter operations involved, it is difficult to implement software defined radio functions on a general purpose processor for the channelizer in the base station receiver. This paper presents an efficient channelizer design based on the polyphase decomposition technique. The channelizer was modelled and comparison was made with conventional designs. In terms of the number of arithmetic operations per second, the new model had shown a 130/spl times/ improvement. This paper presents a more realistic outlook of the design improvement taking the algorithm complexities into account as well.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A novel class A CMOS current conveyor Adaptive envelope-constrained filter design Phenomenological model of false lock in the sampling phase-locked loop A novel two-port 6T CMOS SRAM cell structure for low-voltage VLSI SRAM with single-bit-line simultaneous read-and-write access (SBLSRWA) capability Real-time calculus for scheduling hard real-time systems
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1