RAPA: reliability-aware priority arbitration strategy for network on chip

Jiajia Jiao, Yuzhuo Fu
{"title":"RAPA: reliability-aware priority arbitration strategy for network on chip","authors":"Jiajia Jiao, Yuzhuo Fu","doi":"10.1145/2206781.2206807","DOIUrl":null,"url":null,"abstract":"Reliability issue, especially from transient errors due to scaling IC technology, low voltage supply, high frequency and heavy thermal effects, particles emission etc, has become a challenge for NoC design. Focus on this problem, an effective Reliability-Aware Arbitration Strategy simplified as RAPA, is proposed in this paper to decide which flits should be prioritized in the network transmission for higher application-level reliability. Different from pervious performance-oriented arbitration strategies, it includes the application-level reliability requirement to determine the reliability priority ranking. Flits patching mechanism is also used for avoiding starvation. The evaluation metric is redefined to emphasizing application-level reliability. Finally, we verify the reliability based prioritization policy on cycle accurate platform. And the simulation results show that the averaged successful delivery rate is upgraded from three nine of round robin (RR), old age based arbitration(OA) to five nine of our method RAPA. Especially, 67.15%, 41.83% reliability improvement in rest unreliable space on average are obtained over typical RR policy and OA based arbitration policy respectively with guaranteed performance.","PeriodicalId":272619,"journal":{"name":"ACM Great Lakes Symposium on VLSI","volume":"65 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-05-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ACM Great Lakes Symposium on VLSI","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/2206781.2206807","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Reliability issue, especially from transient errors due to scaling IC technology, low voltage supply, high frequency and heavy thermal effects, particles emission etc, has become a challenge for NoC design. Focus on this problem, an effective Reliability-Aware Arbitration Strategy simplified as RAPA, is proposed in this paper to decide which flits should be prioritized in the network transmission for higher application-level reliability. Different from pervious performance-oriented arbitration strategies, it includes the application-level reliability requirement to determine the reliability priority ranking. Flits patching mechanism is also used for avoiding starvation. The evaluation metric is redefined to emphasizing application-level reliability. Finally, we verify the reliability based prioritization policy on cycle accurate platform. And the simulation results show that the averaged successful delivery rate is upgraded from three nine of round robin (RR), old age based arbitration(OA) to five nine of our method RAPA. Especially, 67.15%, 41.83% reliability improvement in rest unreliable space on average are obtained over typical RR policy and OA based arbitration policy respectively with guaranteed performance.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于片上网络的可靠性感知优先级仲裁策略
可靠性问题,特别是由于缩放IC技术、低电压供电、高频和重热效应、粒子发射等引起的瞬态误差,已经成为NoC设计的挑战。针对这一问题,本文提出了一种简化为RAPA的有效的可靠性感知仲裁策略,以确定在网络传输中应该优先考虑哪些飞行以获得更高的应用层可靠性。与以往的基于性能的仲裁策略不同,该策略考虑了应用层的可靠性需求来确定可靠性优先级的排序。Flits补丁机制也用于避免饥饿。评估指标被重新定义为强调应用级可靠性。最后,在周期精确平台上验证了基于可靠性的优先级策略。仿真结果表明,该方法的平均配送成功率由轮循(RR)、基于年龄的仲裁(OA)的3.9%提高到RAPA的5.9%。特别是在保证性能的情况下,典型RR策略和基于OA的仲裁策略在剩余不可靠空间的可靠性平均提升分别达到67.15%和41.83%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
MB-FICA: multi-bit fault injection and coverage analysis A complete electronic network interface architecture for global contention-free communication over emerging optical networks-on-chip A design approach to automatically generate on-chip monitors during high-level synthesis of hardware accelerator Trade-off between energy and quality of service through dynamic operand truncation and fusion New 4T-based DRAM cell designs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1