System on chip implementation of 1-D wavelet transform based denoising of fiber optic gyroscope signal on FPGA

S. L. Sabat, P. Rangababu, K. Karthik, G. Krishhnaprasad, J. Nayak
{"title":"System on chip implementation of 1-D wavelet transform based denoising of fiber optic gyroscope signal on FPGA","authors":"S. L. Sabat, P. Rangababu, K. Karthik, G. Krishhnaprasad, J. Nayak","doi":"10.1109/INDCON.2011.6139373","DOIUrl":null,"url":null,"abstract":"This paper presents system on chip (SoC) implementation of 1-dimensional discrete wavelet transform (DWT) for real time denoising of fiber optic gyroscope signal (FOG) in Field Programmable Gate Array (FPGA). The Hardware DWT IP is designed by using Distributed arithmetic filters. The design is carried out in Xilinx System generator for DSP and is integrated with Microblaze embedded system for SoC implementation. Simulation was performed on the Virtex5-FX70T -1136 platform for both static and dynamic gyro signal datasets. The results show that the algorithmic (floating point) results match with hardware (fixed point) results. The resource utilization is 60% in Virtex-5FX70T and the maximum frequency of operation is 180 MHz.","PeriodicalId":425080,"journal":{"name":"2011 Annual IEEE India Conference","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 Annual IEEE India Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/INDCON.2011.6139373","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper presents system on chip (SoC) implementation of 1-dimensional discrete wavelet transform (DWT) for real time denoising of fiber optic gyroscope signal (FOG) in Field Programmable Gate Array (FPGA). The Hardware DWT IP is designed by using Distributed arithmetic filters. The design is carried out in Xilinx System generator for DSP and is integrated with Microblaze embedded system for SoC implementation. Simulation was performed on the Virtex5-FX70T -1136 platform for both static and dynamic gyro signal datasets. The results show that the algorithmic (floating point) results match with hardware (fixed point) results. The resource utilization is 60% in Virtex-5FX70T and the maximum frequency of operation is 180 MHz.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
单片机系统在FPGA上实现了基于一维小波变换的光纤陀螺仪信号去噪
提出了在现场可编程门阵列(FPGA)中实现一维离散小波变换(DWT)对光纤陀螺信号进行实时去噪的片上系统(SoC)。采用分布式算法滤波器设计硬件DWT IP。本设计采用Xilinx System generator作为DSP,并结合Microblaze嵌入式系统实现SoC。在Virtex5-FX70T -1136平台上对静态和动态陀螺信号数据集进行了仿真。结果表明,算法(浮点)结果与硬件(定点)结果相匹配。Virtex-5FX70T的资源利用率为60%,最大工作频率为180mhz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Jitter measurements for performance enhancement in the service sector A novel technique for the design of controller of a vector-controlled permanent magnet synchronous motor drive Video watermarking based on motion vectors of H.264 Simulation of cognitive short-range radar and imaging of the moving target for safety application in ITS Polluted content prevention in Peer-to-Peer file sharing networks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1