Expected current distributions for CMOS circuits

D. Ciplickas, R. Rohrer
{"title":"Expected current distributions for CMOS circuits","authors":"D. Ciplickas, R. Rohrer","doi":"10.1109/ICCAD.1996.569915","DOIUrl":null,"url":null,"abstract":"The analysis of CMOS VLSI circuit switching current has become an increasingly important and difficult task from both a VLSI design and simulation software perspective. This paper presents a new static switching current estimation algorithm based on the idea of \"Expected Current Distributions\" (ECDs). Unlike previous \"expected waveform\" approaches, ECDs model not only the expected value of switching current waveforms over all time, but also the variances and covariances of all waveform segments as well. This extra information allows a switching current waveform to be modeled by a random process with both first and second order ensemble statistics. This specification provides the power spectral density of the switching current and allows the use of traditional frequency domain noise analysis to simulate the behavior of the switching current in the electrical supply network. An ECD simulation procedure is described and results are presented for the ISCAS85 combinational benchmark circuits. Estimated quantities include total average and RMS VDD current, the autocorrelation function of the total VDD current waveform, and per-gate average and RMS VDD currents. The results show speedups of up to 100 x and good agreement with respect to figures obtained using dynamic logic simulation and statistical mean estimation.","PeriodicalId":408850,"journal":{"name":"Proceedings of International Conference on Computer Aided Design","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-11-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of International Conference on Computer Aided Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCAD.1996.569915","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

The analysis of CMOS VLSI circuit switching current has become an increasingly important and difficult task from both a VLSI design and simulation software perspective. This paper presents a new static switching current estimation algorithm based on the idea of "Expected Current Distributions" (ECDs). Unlike previous "expected waveform" approaches, ECDs model not only the expected value of switching current waveforms over all time, but also the variances and covariances of all waveform segments as well. This extra information allows a switching current waveform to be modeled by a random process with both first and second order ensemble statistics. This specification provides the power spectral density of the switching current and allows the use of traditional frequency domain noise analysis to simulate the behavior of the switching current in the electrical supply network. An ECD simulation procedure is described and results are presented for the ISCAS85 combinational benchmark circuits. Estimated quantities include total average and RMS VDD current, the autocorrelation function of the total VDD current waveform, and per-gate average and RMS VDD currents. The results show speedups of up to 100 x and good agreement with respect to figures obtained using dynamic logic simulation and statistical mean estimation.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
CMOS电路的预期电流分布
从VLSI设计和仿真软件的角度来看,CMOS VLSI电路开关电流的分析已经成为一项越来越重要和困难的任务。本文提出了一种基于“期望电流分布”思想的静态开关电流估计算法。与以往的“预期波形”方法不同,ECDs不仅对所有时间的开关电流波形的期望值进行建模,而且还对所有波形段的方差和协方差进行建模。这些额外的信息使得开关电流波形可以通过具有一阶和二阶系综统计量的随机过程来建模。本规范提供了开关电流的功率谱密度,并允许使用传统的频域噪声分析来模拟供电网络中开关电流的行为。描述了ISCAS85组合基准电路的ECD仿真过程,并给出了仿真结果。估计的数量包括总平均和RMS VDD电流,总VDD电流波形的自相关函数,以及每门平均和RMS VDD电流。结果表明,速度可达100倍,并且与使用动态逻辑仿真和统计平均估计获得的数字非常吻合。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Simulation and sensitivity analysis of transmission line circuits by the characteristics method An algorithm for synthesis of system-level interface circuits Optimal non-uniform wire-sizing under the Elmore delay model An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping Design of robust test criteria in analog testing
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1