Y. Hemaraj, M. Sen, W. Plishker, R. Shekhar, S. Bhattacharyya
{"title":"Model-based mapping of a nonrigid image registration algorithm to heterogeneous architectures","authors":"Y. Hemaraj, M. Sen, W. Plishker, R. Shekhar, S. Bhattacharyya","doi":"10.1109/CVPRW.2008.4563151","DOIUrl":null,"url":null,"abstract":"This work targets the design of customized accelerators for image registration algorithms, which are required for many important computer vision applications. By capturing key, domain-specific characteristics of application structure, signal-processing-oriented models of computation provide a valuable foundation for structured development of efficient image registration accelerators. Building upon the meta-modeling framework of homogeneous parameterized dataflow, we develop in this paper an approach for automatically generating streamlined implementations of image registration algorithms according to performance metrics such as image size, area and overall processing speed. Results from hardware synthesis demonstrate the efficiency of our methods. Our approach provides designers an effective way to explore different architectures, and systematically provide acceleration for high-performance nonrigid image registration based on a variety of requirements. Our dataflow-based framework can be adapted to explore different architectures for other kinds of image processing algorithms as well.","PeriodicalId":102206,"journal":{"name":"2008 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-06-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CVPRW.2008.4563151","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
This work targets the design of customized accelerators for image registration algorithms, which are required for many important computer vision applications. By capturing key, domain-specific characteristics of application structure, signal-processing-oriented models of computation provide a valuable foundation for structured development of efficient image registration accelerators. Building upon the meta-modeling framework of homogeneous parameterized dataflow, we develop in this paper an approach for automatically generating streamlined implementations of image registration algorithms according to performance metrics such as image size, area and overall processing speed. Results from hardware synthesis demonstrate the efficiency of our methods. Our approach provides designers an effective way to explore different architectures, and systematically provide acceleration for high-performance nonrigid image registration based on a variety of requirements. Our dataflow-based framework can be adapted to explore different architectures for other kinds of image processing algorithms as well.