The chip design for digital beam forming

Xu Jiaquan, Hou Chaohuan
{"title":"The chip design for digital beam forming","authors":"Xu Jiaquan, Hou Chaohuan","doi":"10.1109/CICCAS.1991.184535","DOIUrl":null,"url":null,"abstract":"Digital beam forming (DBF) is the main computation in digital signal processors for radar and sonar systems. Conventional DBF is made up of multipliers and adders, but it cannot satisfy the need of real time processing because of its slow speed. In this paper, the authors introduce the distributed arithmetic (DA) algorithm for DBF. They find that the DBF circuit, according to the DA algorithm, is easy to realize in LSI with high speed and effective hardware. DBF chip has been designed using 3 mu m CMOS technology. The chip contains only 1000 gates and its data channels are changeable.<<ETX>>","PeriodicalId":119051,"journal":{"name":"China., 1991 International Conference on Circuits and Systems","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-06-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"China., 1991 International Conference on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICCAS.1991.184535","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Digital beam forming (DBF) is the main computation in digital signal processors for radar and sonar systems. Conventional DBF is made up of multipliers and adders, but it cannot satisfy the need of real time processing because of its slow speed. In this paper, the authors introduce the distributed arithmetic (DA) algorithm for DBF. They find that the DBF circuit, according to the DA algorithm, is easy to realize in LSI with high speed and effective hardware. DBF chip has been designed using 3 mu m CMOS technology. The chip contains only 1000 gates and its data channels are changeable.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
数字波束成形芯片设计
数字波束形成(DBF)是雷达和声纳系统中数字信号处理器的主要计算部分。传统DBF由乘法器和加法器组成,但速度慢,不能满足实时处理的需要。本文介绍了DBF的分布式算法(DA)。他们发现,根据数据分析算法,DBF电路易于在大规模集成电路中实现,具有高速和有效的硬件。DBF芯片采用3 μ m CMOS技术设计。该芯片仅包含1000个门,其数据通道是可变的
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Research and implementation of linear predictive speech analysis and synthesis A simple tone classifier for Cantonese recognition Wavefront reconstruction realized by systolic arrays Systolic multiple-valued DTW processor Interval test method for fault location of the analog circuit with element tolerance
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1