Design of 50–75 GHz V-band low power and high gain down-conversion mixer

K. Suriya, G. Durga
{"title":"Design of 50–75 GHz V-band low power and high gain down-conversion mixer","authors":"K. Suriya, G. Durga","doi":"10.1109/ICCSP.2014.6950123","DOIUrl":null,"url":null,"abstract":"This paper presents the design of V-band low power down-conversion mixer operating in weak inversion biasing region using 90-nm CMOS technology. The mixer exhibits a double-balanced Gilbert cell structure in source-driven topology with RF signal applied at the gate and local oscillator (LO) signal at the source. It achieves high conversion gain of 7.297 dB at RF signal of 60 GHz at standard supply voltage of 1.2 V. Other performance parameters measured are LO-to-RF port isolation as more than 40 dB, the third-order input intercept point (IIP3) as -1.692 dBm, OP1dB as -7.382 dBm and DC power consumption of 548 μW at LO power of -6 dBm indicates that this mixer is suitable for low power millimeter-wave (MMW) radio applications. The mixer is designed and simulated using Agilent's Advanced Design System (ADS).","PeriodicalId":149965,"journal":{"name":"2014 International Conference on Communication and Signal Processing","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2014-04-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 International Conference on Communication and Signal Processing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCSP.2014.6950123","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents the design of V-band low power down-conversion mixer operating in weak inversion biasing region using 90-nm CMOS technology. The mixer exhibits a double-balanced Gilbert cell structure in source-driven topology with RF signal applied at the gate and local oscillator (LO) signal at the source. It achieves high conversion gain of 7.297 dB at RF signal of 60 GHz at standard supply voltage of 1.2 V. Other performance parameters measured are LO-to-RF port isolation as more than 40 dB, the third-order input intercept point (IIP3) as -1.692 dBm, OP1dB as -7.382 dBm and DC power consumption of 548 μW at LO power of -6 dBm indicates that this mixer is suitable for low power millimeter-wave (MMW) radio applications. The mixer is designed and simulated using Agilent's Advanced Design System (ADS).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
50 - 75ghz v波段低功率高增益下变频混频器的设计
本文提出了一种基于90纳米CMOS技术的工作在弱反转偏置区的v波段低功率下变频混频器的设计。混合器在源驱动拓扑中呈现双平衡吉尔伯特单元结构,射频信号应用于门,本振(LO)信号应用于源。在标准电源电压为1.2 V的60 GHz射频信号下,实现了7.297 dB的高转换增益。其他性能参数包括:低电平到射频端口隔离度大于40 dB,三阶输入截距点(IIP3)为-1.692 dBm, OP1dB为-7.382 dBm,低电平输入功率为-6 dBm时的直流功耗为548 μW,表明该混频器适用于低功率毫米波(MMW)无线电应用。混合器的设计和模拟使用安捷伦的先进设计系统(ADS)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Design and simulation of dense dielectric patch antenna for wireless applications Texture image retrieval by combining local binary pattern and discontinuity binary pattern Dynamic beacon based and load balanced geo routing in MANETs Analysis of leakage current and leakage power reduction during write operation in CMOS SRAM cell HDL implementation of 128- bit Fused Multiply Add unit for multi mode SoC
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1