Implementing an OpenFlow switch on the NetFPGA platform

Jad Naous, David Erickson, Adam Covington, G. Appenzeller, N. McKeown
{"title":"Implementing an OpenFlow switch on the NetFPGA platform","authors":"Jad Naous, David Erickson, Adam Covington, G. Appenzeller, N. McKeown","doi":"10.1145/1477942.1477944","DOIUrl":null,"url":null,"abstract":"We describe the implementation of an OpenFlow Switch on the NetFPGA platform. OpenFlow is a way to deploy experimental or new protocols in networks that carry production traffic. An OpenFlow network consists of simple flow-based switches in the datapath, with a remote controller to manage several switches. In practice, OpenFlow is most often added as a feature to an existing Ethernet switch, IPv4 router or wireless access point. An OpenFlow-enabled device has an internal flow-table and a standardized interface to add and remove flow entries remotely.\n Our implementation of OpenFlow on the NetFPGA is one of several reference implementations we have implemented on different platforms. Our simple OpenFlow implementation is capable of running at line-rate and handling all the traffic that is going through the Stanford Electrical Engineering and Computer Science building. We compare our implementation's complexity to a basic IPv4 router implementation and a basic Ethernet learning switch implementation. We describe the OpenFlow deployment into the Stanford campus and the Internet2 backbone.","PeriodicalId":329300,"journal":{"name":"Symposium on Architectures for Networking and Communications Systems","volume":"104 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-11-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"275","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium on Architectures for Networking and Communications Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/1477942.1477944","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 275

Abstract

We describe the implementation of an OpenFlow Switch on the NetFPGA platform. OpenFlow is a way to deploy experimental or new protocols in networks that carry production traffic. An OpenFlow network consists of simple flow-based switches in the datapath, with a remote controller to manage several switches. In practice, OpenFlow is most often added as a feature to an existing Ethernet switch, IPv4 router or wireless access point. An OpenFlow-enabled device has an internal flow-table and a standardized interface to add and remove flow entries remotely. Our implementation of OpenFlow on the NetFPGA is one of several reference implementations we have implemented on different platforms. Our simple OpenFlow implementation is capable of running at line-rate and handling all the traffic that is going through the Stanford Electrical Engineering and Computer Science building. We compare our implementation's complexity to a basic IPv4 router implementation and a basic Ethernet learning switch implementation. We describe the OpenFlow deployment into the Stanford campus and the Internet2 backbone.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
在NetFPGA平台上实现OpenFlow交换机
我们描述了OpenFlow交换机在NetFPGA平台上的实现。OpenFlow是一种在承载生产流量的网络中部署实验性协议或新协议的方法。OpenFlow网络由数据路径中简单的基于流的交换机组成,并使用一个远程控制器来管理多个交换机。在实践中,OpenFlow通常作为一个功能添加到现有的以太网交换机、IPv4路由器或无线接入点上。启用openflow的设备具有内部流表和标准化接口,可以远程添加和删除流项。我们在NetFPGA上实现的OpenFlow是我们在不同平台上实现的几个参考实现之一。我们简单的OpenFlow实现能够以线速率运行,并处理通过斯坦福电气工程和计算机科学大楼的所有流量。我们将实现的复杂性与基本的IPv4路由器实现和基本的以太网学习交换机实现进行了比较。我们描述了OpenFlow在斯坦福大学校园和Internet2骨干网中的部署。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
External storage middleware for wireless devices with limited resources Software radio: a broad change in RF communications systems design ISP managed peer-to-peer Multiplexing endpoints of HCA to achieve scalability for MPI applications: design, implementation and performance evaluation with uDAPL An ultra high throughput and memory efficient pipeline architecture for multi-match packet classification without TCAMs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1