Model Parameter Extraction for the High Voltage SOI-Process using BSIMSOI3 Model and ICCAP

J. Pieczynski, T. Gneiting
{"title":"Model Parameter Extraction for the High Voltage SOI-Process using BSIMSOI3 Model and ICCAP","authors":"J. Pieczynski, T. Gneiting","doi":"10.1109/MIXDES.2007.4286126","DOIUrl":null,"url":null,"abstract":"This paper presents a procedure for electrical parameter extraction of high voltage SOI MOS transistors. Several types of NMOS and PMOS fully depleted SOI devices were measured and modelled in a voltage ranging up to 30V. The standard Berkeley BSIMSOI3 model with ICCAP software was applied as a basis for modelling work. In order to increase the maximum operation voltage of the MOSFETs, a number of devices were designed and fabricated with additional drain extension structures. However, this resulted in problematic parasitic effects, such as back gate control of the drain extension and drain current quasi-saturation. In order to account for these effects in the modelling procedure, special sub-circuits containing transistors, resistors and voltage sources were implemented.","PeriodicalId":310187,"journal":{"name":"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems","volume":"54 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MIXDES.2007.4286126","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents a procedure for electrical parameter extraction of high voltage SOI MOS transistors. Several types of NMOS and PMOS fully depleted SOI devices were measured and modelled in a voltage ranging up to 30V. The standard Berkeley BSIMSOI3 model with ICCAP software was applied as a basis for modelling work. In order to increase the maximum operation voltage of the MOSFETs, a number of devices were designed and fabricated with additional drain extension structures. However, this resulted in problematic parasitic effects, such as back gate control of the drain extension and drain current quasi-saturation. In order to account for these effects in the modelling procedure, special sub-circuits containing transistors, resistors and voltage sources were implemented.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于BSIMSOI3模型和ICCAP的高压soi过程模型参数提取
提出了一种高压SOI MOS晶体管电参数提取方法。几种类型的NMOS和PMOS完全耗尽的SOI器件在高达30V的电压范围内进行了测量和建模。采用ICCAP软件建立的标准Berkeley BSIMSOI3模型作为建模工作的基础。为了提高mosfet的最大工作电压,设计和制造了许多具有额外漏极延伸结构的器件。然而,这导致了寄生效应的问题,如漏极延伸的后门控制和漏极电流准饱和。为了在建模过程中考虑这些影响,实现了包含晶体管、电阻器和电压源的特殊子电路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Tradeoffs and Optimization in Analog CMOS Design Aura Removal Algorithm for High-Temperature Image Quantitative Analysis Systems Design of CMCU with EOLC and Encoding of Collections of Microoperations Accuracy of Analytical Evaluation of Interconnection Capacitances in Crossing Buses Design of Operational Amplifier with Low Power Consumption in 0.35 μm Technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1