The Ternary Quantum-dot Cellular Automata Memorizing Cell

P. Pecar, M. Janež, N. Zimic, M. Mraz, I. L. Bajec
{"title":"The Ternary Quantum-dot Cellular Automata Memorizing Cell","authors":"P. Pecar, M. Janež, N. Zimic, M. Mraz, I. L. Bajec","doi":"10.1109/ISVLSI.2009.32","DOIUrl":null,"url":null,"abstract":"Quantum-dot Cellular Automata (QCA) were demonstrated to be a possible candidate for the implementation of a future multi-valued processing platform. Recent papers show that the introduction of adiabatic switching and the elegant application of the adiabatic pipelining concept in the QCA logic design can be used to efficiently solve the issues of the elementary ternary QCA logic primitives. The architectures of the resulting ternary QCAs become similar to their binary counterparts and thus the design rules for large circuit design remain similar to those developed for the binary QCA domain. In spite of this the design of the binary QCA SR memorizing cell cannot be directly transferred to the ternary domain, mostly because the control logic cannot properly handle the third value. We here propose a ternary QCA memorizing cell that efficiently exploits the pipelining mechanism at a wire level. It is centered on the circulating memory model (i.e. the memory in motion concept), which proved to be an efficient concept in memorizing cell design in the binary QCA domain. The proposed memorizing cell is capable of serving as one trit (ternary digit) of memory and represents a step forward to the ternary register, one of the basic building blocks of a ternary processor.","PeriodicalId":137508,"journal":{"name":"2009 IEEE Computer Society Annual Symposium on VLSI","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-05-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE Computer Society Annual Symposium on VLSI","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVLSI.2009.32","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

Abstract

Quantum-dot Cellular Automata (QCA) were demonstrated to be a possible candidate for the implementation of a future multi-valued processing platform. Recent papers show that the introduction of adiabatic switching and the elegant application of the adiabatic pipelining concept in the QCA logic design can be used to efficiently solve the issues of the elementary ternary QCA logic primitives. The architectures of the resulting ternary QCAs become similar to their binary counterparts and thus the design rules for large circuit design remain similar to those developed for the binary QCA domain. In spite of this the design of the binary QCA SR memorizing cell cannot be directly transferred to the ternary domain, mostly because the control logic cannot properly handle the third value. We here propose a ternary QCA memorizing cell that efficiently exploits the pipelining mechanism at a wire level. It is centered on the circulating memory model (i.e. the memory in motion concept), which proved to be an efficient concept in memorizing cell design in the binary QCA domain. The proposed memorizing cell is capable of serving as one trit (ternary digit) of memory and represents a step forward to the ternary register, one of the basic building blocks of a ternary processor.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
三元量子点元胞自动机记忆单元
量子点元胞自动机(QCA)被证明是实现未来多值处理平台的可能候选。近年来的研究表明,在QCA逻辑设计中引入绝热开关和巧妙地应用绝热流水线概念可以有效地解决初等三元QCA逻辑原语的问题。由此产生的三元QCA的体系结构变得类似于它们的二进制对应物,因此大型电路设计的设计规则仍然类似于为二进制QCA领域开发的规则。尽管如此,二进制QCA SR记忆单元的设计不能直接转移到三元域,主要是因为控制逻辑不能正确处理第三值。我们在此提出了一种三元QCA记忆单元,它有效地利用了线级的流水线机制。以循环记忆模型(即运动记忆概念)为中心,在二进制QCA领域中,循环记忆模型被证明是一种有效的记忆单元设计概念。所提出的存储单元能够作为存储器的一个三位数(三元数字),并且代表了向三元寄存器迈出的一步,三元处理器的基本构建块之一。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Novel Low Area Overhead Body Bias FPGA Architecture for Low Power Applications Synchronization-Based Abstraction Refinement for Modular Verification of Asynchronous Designs A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip Maximally Redundant High-Radix Signed-Digit Adder: New Algorithm and Implementation Overview of the Scalable Communications Core: A Reconfigurable Wireless Baseband in 65nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1