Fast acquisition PLL synthesizer using parallel N-stage cycle swallower (NSCS)

T. Saba, D. Park, S. Mori
{"title":"Fast acquisition PLL synthesizer using parallel N-stage cycle swallower (NSCS)","authors":"T. Saba, D. Park, S. Mori","doi":"10.1109/ISSSTA.1994.379565","DOIUrl":null,"url":null,"abstract":"A phase-locked loop (PLL) frequency synthesizer with an N-stage cycle swallower (NSCS) is one of the fastest frequency switching synthesizers, but the use of the NSCS results in high power consumption and phase noise in the UHF band. This paper elucidates these problems and proposes a fast-acquisition PLL synthesizer using a novel type of NSCS with low power consumption and low phase noise. Experimental results confirm that the use of a parallel NSCS and a prescalar results in greatly reduced power consumption and phase noise.<<ETX>>","PeriodicalId":158358,"journal":{"name":"Proceedings of IEEE 3rd International Symposium on Spread Spectrum Techniques and Applications (ISSSTA'94)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-07-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE 3rd International Symposium on Spread Spectrum Techniques and Applications (ISSSTA'94)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSSTA.1994.379565","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A phase-locked loop (PLL) frequency synthesizer with an N-stage cycle swallower (NSCS) is one of the fastest frequency switching synthesizers, but the use of the NSCS results in high power consumption and phase noise in the UHF band. This paper elucidates these problems and proposes a fast-acquisition PLL synthesizer using a novel type of NSCS with low power consumption and low phase noise. Experimental results confirm that the use of a parallel NSCS and a prescalar results in greatly reduced power consumption and phase noise.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于并行n级周期吞入器(NSCS)的快速采集锁相环合成器
带n级吞周器(NSCS)的锁相环(PLL)频率合成器是速度最快的频率开关合成器之一,但使用NSCS会导致UHF频段的高功耗和相位噪声。本文阐述了这些问题,并提出了一种采用新型低功耗低相位噪声NSCS的快速采集锁相环合成器。实验结果证实,并联NSCS和预标量的使用大大降低了功耗和相位噪声
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Rapid acquisition schemes for CDMA systems in a multipath delay and fading environment Frequency hopped systems for PCS Experimental investigation of CDMA mobile satellite communication system Downlink DS CDMA performance over a mobile LEOs channel 4-phase DS-CDMA mobile radio receiver in non-Gaussian environment
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1