Powering Intel(R) Pentium(R) 4 generation processors

M.T. Zhang
{"title":"Powering Intel(R) Pentium(R) 4 generation processors","authors":"M.T. Zhang","doi":"10.1109/EPEP.2001.967649","DOIUrl":null,"url":null,"abstract":"Power delivery design methodology of Intel(R) Pentium(R) 4 processors is presented, including loadline specification, voltage regulator design, and decoupling on motherboard and package. The results of simulation analyses are verified with measured data.","PeriodicalId":174339,"journal":{"name":"IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPEP.2001.967649","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 17

Abstract

Power delivery design methodology of Intel(R) Pentium(R) 4 processors is presented, including loadline specification, voltage regulator design, and decoupling on motherboard and package. The results of simulation analyses are verified with measured data.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
为Intel(R) Pentium(R) 4代处理器供电
介绍了Intel(R) Pentium(R) 4处理器的供电设计方法,包括负载线规格、稳压器设计以及主板和封装的去耦。仿真分析结果与实测数据相吻合。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Model extraction and waveform correlation via a generalized frequency- and time-domain optimizer Analysis of power/ground planes by PCB simulator with model order reduction technique Measuring radiation of small electronic equipment in three-dimensional TEM cells Generalized PEEC models for three-dimensional interconnect structures and integrated passives of arbitrary shapes Equivalent circuit representation and dimension reduction technique for efficient FDTD modeling of power/ground plane
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1