Timing performance for MRF-based circuits with low supply voltage

Wang Jian, Yang Sheng, Hu Jian-hao
{"title":"Timing performance for MRF-based circuits with low supply voltage","authors":"Wang Jian, Yang Sheng, Hu Jian-hao","doi":"10.1109/ICAM.2016.7813564","DOIUrl":null,"url":null,"abstract":"Markov Random Field (MRF) based design methodology presents a new approach to establish high noise-immune structure for ultra-low power circuit designs. The MRF design technique is able to significantly improve the reliability and interference tolerance of the logic circuits. The main idea of this methodology is that the circuit has the highest likelihood for correct logic states from the viewpoint of joint probability distribution. At present, the researches of MRF-based circuit designs focus on the circuit structure and noise tolerant performance analysis for ultra-low supply voltage applications. But there is no investigation on the timing performance of MRF-based circuits. In this paper, we simulated different well-known structures of the fundamental MRF-based elements with HSPICE, and measured the corresponding propagation delay and transition time to evaluate the timing performance of circuit. From the measurements, we find that the propagation delay of MRF-based circuits is one order bigger than that of the traditional (complementary metal oxide semiconductor) CMOS circuits, but MRF-based circuits can achieve similar transition time with traditional CMOS circuits.","PeriodicalId":179100,"journal":{"name":"2016 International Conference on Integrated Circuits and Microsystems (ICICM)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Conference on Integrated Circuits and Microsystems (ICICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICAM.2016.7813564","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Markov Random Field (MRF) based design methodology presents a new approach to establish high noise-immune structure for ultra-low power circuit designs. The MRF design technique is able to significantly improve the reliability and interference tolerance of the logic circuits. The main idea of this methodology is that the circuit has the highest likelihood for correct logic states from the viewpoint of joint probability distribution. At present, the researches of MRF-based circuit designs focus on the circuit structure and noise tolerant performance analysis for ultra-low supply voltage applications. But there is no investigation on the timing performance of MRF-based circuits. In this paper, we simulated different well-known structures of the fundamental MRF-based elements with HSPICE, and measured the corresponding propagation delay and transition time to evaluate the timing performance of circuit. From the measurements, we find that the propagation delay of MRF-based circuits is one order bigger than that of the traditional (complementary metal oxide semiconductor) CMOS circuits, but MRF-based circuits can achieve similar transition time with traditional CMOS circuits.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
低电压磁流变电路的时序性能
基于马尔可夫随机场(MRF)的设计方法为超低功耗电路设计提供了建立高抗噪声结构的新途径。磁流变场设计技术能够显著提高逻辑电路的可靠性和抗干扰能力。该方法的主要思想是从联合概率分布的角度来看,电路具有最高的正确逻辑状态的可能性。目前,基于磁流变的电路设计研究主要集中在超低电源电压下的电路结构和耐噪声性能分析。但是对基于磁流变的电路的定时性能还没有研究。在本文中,我们用HSPICE模拟了不同的已知结构的基本磁流变元件,并测量了相应的传播延迟和过渡时间,以评估电路的时序性能。通过测量,我们发现基于mrf的电路的传播延迟比传统(互补金属氧化物半导体)CMOS电路大一个数量级,但基于mrf的电路可以实现与传统CMOS电路相似的过渡时间。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An analog integrated front-end amplifier for neural applications Design and implementation of AGC algorithm circuit for high PAPR signal Numerical simulation of DB-NBTI degradation introduced by different length of interface charges A new high voltage DPSOI structure with variable-k buried layer Irradiation side-channel attack on cryptographic chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1