A 130 nm CMOS PLL for Phase-II ATLAS-MDT TDC

A. Pipino, M. Matteis, F. Resta, A. Baschirotto, H. Kroha, R. Richter, O. Kortner, J. Zhu, J. Wang
{"title":"A 130 nm CMOS PLL for Phase-II ATLAS-MDT TDC","authors":"A. Pipino, M. Matteis, F. Resta, A. Baschirotto, H. Kroha, R. Richter, O. Kortner, J. Zhu, J. Wang","doi":"10.22323/1.343.0092","DOIUrl":null,"url":null,"abstract":"Global Project: Development of a TDC for ATLAS MDT Phase-II Upgrade Features: • Trigger-less and trigger mode • Edge and pair modes • Programmable output lines rates: 80 (legacy), 320, 640 Mbps • Re-design in TSMC 130nm technology – Clock and phase generator (ePLL) • 4 clock phase time interpolator @320MHz  3,125 ns/4 = 0,78ns LSB – TDC time-digitization unit (x24) and digital processing logics Trigger and readout scheme for the Phase-II MDT system","PeriodicalId":400748,"journal":{"name":"Proceedings of Topical Workshop on Electronics for Particle Physics — PoS(TWEPP2018)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-05-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Topical Workshop on Electronics for Particle Physics — PoS(TWEPP2018)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.22323/1.343.0092","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Global Project: Development of a TDC for ATLAS MDT Phase-II Upgrade Features: • Trigger-less and trigger mode • Edge and pair modes • Programmable output lines rates: 80 (legacy), 320, 640 Mbps • Re-design in TSMC 130nm technology – Clock and phase generator (ePLL) • 4 clock phase time interpolator @320MHz  3,125 ns/4 = 0,78ns LSB – TDC time-digitization unit (x24) and digital processing logics Trigger and readout scheme for the Phase-II MDT system
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于ii相ATLAS-MDT TDC的130 nm CMOS锁相环
特点:•无触发和触发模式•边缘和对模式•可编程输出线速率:80(传统),320,640 Mbps•重新设计台积电130nm技术-时钟和相位发生器(ePLL)•4时钟相位时间插补器@320MHz; 3125 ns/4 = 0,78ns LSB - TDC时间数字化单元(x24)和数字处理逻辑触发和读出方案二期MDT系统
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A High Dynamic Range ASIC for Time of Flight PET with monolithic crystals An Ultra-Fast 10Gb/s 64b66b Data Serialiser Backend in 65nm CMOS Technology ALICE trigger system for LHC Run 3 First Double-Sided End-Cap Strip Module for the ATLAS High-Luminosity Upgrade A collaborative HDL management tool for ATLAS L1Calo upgrades
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1