An ultra high performance scalable DSP family for multimedia

E. Machnicki
{"title":"An ultra high performance scalable DSP family for multimedia","authors":"E. Machnicki","doi":"10.1109/HOTCHIPS.2005.7476589","DOIUrl":null,"url":null,"abstract":"This article consists of a collection of slides from the author's conference presentation. The author reports the following for this product: Multicore Architecture for Media Processing (16 DSP cores optimized for video/media: SIMD, SAD, PIMAC with up to 89.6 GMACs (8x8); State-of-the-Art Development Tools (Graphical multiprocessor debugger/profiler and Multiprocessor dynamic scheduling and run time analysis); and overall High Performance (1 H.264 D1, or 16 MPEG4 CIF channels, encode With resources to spare for audio, intelligent video, I/O, etc. making this a true single-chip solution).","PeriodicalId":357616,"journal":{"name":"2005 IEEE Hot Chips XVII Symposium (HCS)","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE Hot Chips XVII Symposium (HCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HOTCHIPS.2005.7476589","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This article consists of a collection of slides from the author's conference presentation. The author reports the following for this product: Multicore Architecture for Media Processing (16 DSP cores optimized for video/media: SIMD, SAD, PIMAC with up to 89.6 GMACs (8x8); State-of-the-Art Development Tools (Graphical multiprocessor debugger/profiler and Multiprocessor dynamic scheduling and run time analysis); and overall High Performance (1 H.264 D1, or 16 MPEG4 CIF channels, encode With resources to spare for audio, intelligent video, I/O, etc. making this a true single-chip solution).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个用于多媒体的超高性能可扩展DSP系列
本文由作者在会议上的演讲幻灯片组成。作者报告了该产品的以下内容:媒体处理多核架构(16个针对视频/媒体优化的DSP内核:SIMD, SAD, PIMAC,高达89.6 gmac (8x8);最先进的开发工具(图形化多处理器调试/分析器和多处理器动态调度和运行时分析);和整体高性能(1个H.264 D1,或16个MPEG4 CIF通道,编码与资源的备用音频,智能视频,I/O等,使其成为一个真正的单芯片解决方案)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Telairity-1: A real time H.264 high definition video architecture Super companion chip with audio visual interface for cell processor 40-GHz operation of a single-flux-quantum (SFQ) switch scheduler TwinCastle: A multi-processor north bridge server chipset Cell broadband engine interconnect and memory interface
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1