A 24-GHz low-power fully integrated receiver with image-rejection using Rich-Transformer Direct-Stacked/Coupled technique

N. Shiramizu, Takahiro Nakamura, T. Masuda, K. Washio
{"title":"A 24-GHz low-power fully integrated receiver with image-rejection using Rich-Transformer Direct-Stacked/Coupled technique","authors":"N. Shiramizu, Takahiro Nakamura, T. Masuda, K. Washio","doi":"10.1109/RFIC.2010.5477295","DOIUrl":null,"url":null,"abstract":"We have developed a low-power, fully integrated receiver for 24-GHz ISM band wireless communication using a Rich-Transformer Direct-Stacked/Coupled (RT-DSC) technique. This technique makes it possible to reduce supply voltage and current without any performance degradation. The 24-GHz receiver circuit was fabricated using 0.18-µm SiGe BiCMOS technology. Receiver gain of 30 dB and noise figure (NF) of 5.6 dB are obtained at low power consumption of 21.5 mW. We utilized the synergistic effect of combining a narrow-band transformer and a notch filter to integrate the circuit's image rejection (IR) function. This resulted in our achieving power consumption only 30 % of that reported previously.","PeriodicalId":269027,"journal":{"name":"2010 IEEE Radio Frequency Integrated Circuits Symposium","volume":"388 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Radio Frequency Integrated Circuits Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2010.5477295","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

We have developed a low-power, fully integrated receiver for 24-GHz ISM band wireless communication using a Rich-Transformer Direct-Stacked/Coupled (RT-DSC) technique. This technique makes it possible to reduce supply voltage and current without any performance degradation. The 24-GHz receiver circuit was fabricated using 0.18-µm SiGe BiCMOS technology. Receiver gain of 30 dB and noise figure (NF) of 5.6 dB are obtained at low power consumption of 21.5 mW. We utilized the synergistic effect of combining a narrow-band transformer and a notch filter to integrate the circuit's image rejection (IR) function. This resulted in our achieving power consumption only 30 % of that reported previously.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用富变压器直接堆叠/耦合技术的24ghz低功耗全集成图像抑制接收机
我们开发了一种低功耗,完全集成的接收器,用于24ghz ISM波段无线通信,使用富变压器直接堆叠/耦合(RT-DSC)技术。这种技术可以在不降低任何性能的情况下降低电源电压和电流。采用0.18µm SiGe BiCMOS技术制作了24ghz接收电路。在21.5 mW的低功耗下,获得了30 dB的接收机增益和5.6 dB的噪声系数。我们利用结合窄带变压器和陷波滤波器的协同效应来集成电路的图像抑制(IR)功能。这导致我们实现的功耗只有以前报告的30%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 31-dBm, high ruggedness power amplifier in 65-nm standard CMOS with high-efficiency stacked-cascode stages A 0.13-µm CMOS local oscillator for 60-GHz applications based on push-push characteristic of capacitive degeneration A 1.8 to 2.4-GHz 20mW digital-intensive RF sampling receiver with a noise-canceling bandpass low-noise amplifier in 90nm CMOS Millimeter wave CMOS VCO with a high impedance LC tank A single-chip 2.4GHz double cascode power amplifier with switched programmable feedback biasing under multiple supply voltages in 65nm CMOS for WLAN application
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1