F. Annexstein, M. Baumslag, M. Herbordt, B. Obrenic, A.L. Rosenberg, C. Weems
{"title":"Achieving multigauge behavior in bit-serial SIMD architectures via emulation","authors":"F. Annexstein, M. Baumslag, M. Herbordt, B. Obrenic, A.L. Rosenberg, C. Weems","doi":"10.1109/FMPC.1990.89459","DOIUrl":null,"url":null,"abstract":"It is shown that the expected benefits of multigauging can be attained without any hardware modification and that additional advantages may be gained from enabling emulations. The authors start with a (physical) bit-serial architecture and build (software) support for multigauge computation on top of its native instruction set. Assumptions about this instruction set are modest and confined solely to its functionality, not its implementation. Multigauge behavior is achieved as a high-level abstraction, which is independent of the physical design. The danger that (hardware-enabled) multigauge behavior might preclude certain types of hardware optimization is avoided.<<ETX>>","PeriodicalId":193332,"journal":{"name":"[1990 Proceedings] The Third Symposium on the Frontiers of Massively Parallel Computation","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-10-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1990 Proceedings] The Third Symposium on the Frontiers of Massively Parallel Computation","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FMPC.1990.89459","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7
Abstract
It is shown that the expected benefits of multigauging can be attained without any hardware modification and that additional advantages may be gained from enabling emulations. The authors start with a (physical) bit-serial architecture and build (software) support for multigauge computation on top of its native instruction set. Assumptions about this instruction set are modest and confined solely to its functionality, not its implementation. Multigauge behavior is achieved as a high-level abstraction, which is independent of the physical design. The danger that (hardware-enabled) multigauge behavior might preclude certain types of hardware optimization is avoided.<>
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
![[1990 Proceedings] The Third Symposium on the Frontiers of Massively Parallel Computation](/Content/css/sci/img/zetp.jpg)
求助内容：
应助结果提醒方式：
扫码关注我们
