Designing Mixed Criticality Applications on Modern Heterogeneous MPSoC Platforms

G. Gracioli, Rohan Tabish, R. Mancuso, Reza Mirosanlou, R. Pellizzoni, M. Caccamo
{"title":"Designing Mixed Criticality Applications on Modern Heterogeneous MPSoC Platforms","authors":"G. Gracioli, Rohan Tabish, R. Mancuso, Reza Mirosanlou, R. Pellizzoni, M. Caccamo","doi":"10.4230/LIPIcs.ECRTS.2019.27","DOIUrl":null,"url":null,"abstract":"Multiprocessor Systems-on-Chip (MPSoC) integrating hard processing cores with programmable logic (PL) are becoming increasingly common. While these platforms have been originally designed for high performance computing applications, their rich feature set can be exploited to efficiently implement mixed criticality domains serving both critical hard real-time tasks, as well as soft real-time tasks. \nIn this paper, we take a deep look at commercially available heterogeneous MPSoCs that incorporate PL and a multicore processor. We show how one can tailor these processors to support a mixed criticality system, where cores are strictly isolated to avoid contention on shared resources such as Last-Level Cache (LLC) and main memory. In order to avoid conflicts in last-level cache, we propose the use of cache coloring, implemented in the Jailhouse hypervisor. In addition, we employ ScratchPad Memory (SPM) inside the PL to support a multi-phase execution model for real-time tasks that avoids conflicts in shared memory. We provide a full-stack, working implementation on a latest-generation MPSoC platform, and show results based on both a set of data intensive tasks, as well as a case study based on an image processing benchmark application.","PeriodicalId":191379,"journal":{"name":"Euromicro Conference on Real-Time Systems","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"35","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Euromicro Conference on Real-Time Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.4230/LIPIcs.ECRTS.2019.27","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 35

Abstract

Multiprocessor Systems-on-Chip (MPSoC) integrating hard processing cores with programmable logic (PL) are becoming increasingly common. While these platforms have been originally designed for high performance computing applications, their rich feature set can be exploited to efficiently implement mixed criticality domains serving both critical hard real-time tasks, as well as soft real-time tasks. In this paper, we take a deep look at commercially available heterogeneous MPSoCs that incorporate PL and a multicore processor. We show how one can tailor these processors to support a mixed criticality system, where cores are strictly isolated to avoid contention on shared resources such as Last-Level Cache (LLC) and main memory. In order to avoid conflicts in last-level cache, we propose the use of cache coloring, implemented in the Jailhouse hypervisor. In addition, we employ ScratchPad Memory (SPM) inside the PL to support a multi-phase execution model for real-time tasks that avoids conflicts in shared memory. We provide a full-stack, working implementation on a latest-generation MPSoC platform, and show results based on both a set of data intensive tasks, as well as a case study based on an image processing benchmark application.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
在现代异构MPSoC平台上设计混合临界应用
集成了硬处理核心和可编程逻辑(PL)的多处理器片上系统(MPSoC)正变得越来越普遍。虽然这些平台最初是为高性能计算应用而设计的,但它们丰富的特性集可以被用来有效地实现混合临界域,既服务于关键的硬实时任务,也服务于软实时任务。在本文中,我们深入研究了商用异构mpsoc,这些mpsoc结合了PL和多核处理器。我们展示了如何定制这些处理器来支持混合临界系统,在混合临界系统中,核心是严格隔离的,以避免对共享资源(如Last-Level Cache (LLC)和主存)的争用。为了避免最后一级缓存中的冲突,我们建议使用缓存着色,在Jailhouse管理程序中实现。此外,我们在PL中使用了ScratchPad Memory (SPM)来支持实时任务的多阶段执行模型,从而避免了共享内存中的冲突。我们在最新一代MPSoC平台上提供了一个完整的堆栈实现,并展示了基于一组数据密集型任务的结果,以及基于图像处理基准应用程序的案例研究。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Dynamic Interference-Sensitive Run-time Adaptation of Time-Triggered Schedules Attack Detection Through Monitoring of Timing Deviations in Embedded Real-Time Systems Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors Hiding Communication Delays in Contention-Free Execution for SPM-Based Multi-Core Architectures Response-Time Analysis of Limited-Preemptive Parallel DAG Tasks Under Global Scheduling
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1