A 1.5nJ/pixel super-resolution enhanced FAST corner detection processor for high accuracy AR

Seongwook Park, Gyeonghoon Kim, Junyoung Park, H. Yoo
{"title":"A 1.5nJ/pixel super-resolution enhanced FAST corner detection processor for high accuracy AR","authors":"Seongwook Park, Gyeonghoon Kim, Junyoung Park, H. Yoo","doi":"10.1109/ESSCIRC.2014.6942054","DOIUrl":null,"url":null,"abstract":"Most vision applications such as object recognition and augmented reality require a high resolution image because their performance is heavily dependent on a local feature point like an edge and a corner. Unfortunately, the vulnerability of correct feature detection always exists in vision applications. Moreover, it is hard to increase image resolution because there is the trade-off between the image resolution and the system power consumption in a wearable device. To resolve this, we present an energy-efficient Features from Accelerated Segment Test (FAST) corner detection processor with a high-throughput super-resolution 4-core cluster for low-power and high accuracy AR applications. To perform high throughput super-resolution, the hardware is proposed with an adaptive multi-issue multiply-accumulate (AMMAC) unit and a shift register (SHR) based angle integrator. Finally, a proposed super-resolution enhanced FAST corner detection processor performs 13.51% detection accuracy enhanced FAST corner detection on up to a 16× super-resolution image with only 1.5nJ/pixel energy efficiency.","PeriodicalId":202377,"journal":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2014.6942054","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Most vision applications such as object recognition and augmented reality require a high resolution image because their performance is heavily dependent on a local feature point like an edge and a corner. Unfortunately, the vulnerability of correct feature detection always exists in vision applications. Moreover, it is hard to increase image resolution because there is the trade-off between the image resolution and the system power consumption in a wearable device. To resolve this, we present an energy-efficient Features from Accelerated Segment Test (FAST) corner detection processor with a high-throughput super-resolution 4-core cluster for low-power and high accuracy AR applications. To perform high throughput super-resolution, the hardware is proposed with an adaptive multi-issue multiply-accumulate (AMMAC) unit and a shift register (SHR) based angle integrator. Finally, a proposed super-resolution enhanced FAST corner detection processor performs 13.51% detection accuracy enhanced FAST corner detection on up to a 16× super-resolution image with only 1.5nJ/pixel energy efficiency.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
1.5nJ/像素超分辨率增强型FAST拐角检测处理器,实现高精度AR
大多数视觉应用,如物体识别和增强现实,都需要高分辨率的图像,因为它们的性能严重依赖于边缘和角落等局部特征点。然而,在视觉应用中始终存在着正确特征检测的漏洞。此外,由于在可穿戴设备中存在图像分辨率和系统功耗之间的权衡,因此很难提高图像分辨率。为了解决这个问题,我们提出了一种高效节能的加速片段测试(FAST)角落检测处理器,该处理器具有高吞吐量超分辨率4核集群,适用于低功耗和高精度AR应用。为了实现高吞吐量超分辨率,提出了一种基于自适应多问题乘积(AMMAC)单元和基于移位寄存器(SHR)的角度积分器的硬件。最后,本文提出的超分辨率增强型FAST角点检测处理器在高达16倍超分辨率图像上以1.5nJ/像素的能量效率实现了13.51%的检测精度提升。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
How chips helped discover the Higgs boson at CERN A 16 Gb/s receiver with DC wander compensated rail-to-rail AC coupling and passive linear-equalizer in 22 nm CMOS The folding dickson converter: A step towards fully integrated wide input range capacitive DC-DC converters A linear 28nm CMOS digital transmitter with 2×12bit up to LO baseband sampling and −58dBc C-IM3 An eddy-current displacement-to-digital converter based on a ratio-metric delta-sigma ADC
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1