Design-Manufacturing Interface in the Deep Submicron: Is Technology Independent Design Dead?

C. Guardiani, A. Strojwas
{"title":"Design-Manufacturing Interface in the Deep Submicron: Is Technology Independent Design Dead?","authors":"C. Guardiani, A. Strojwas","doi":"10.1109/ISQED.2000.10000","DOIUrl":null,"url":null,"abstract":"Not so long ago, the technology independent design style was advertised as the way to go, at least for ASICs. Seamless mapping of RTL code onto pre-characterized IP libraries and automatic P&R seemed to provide a smooth path from HDL to mask layout. Unfortunately, this approach does not appear to be feasible in the deep submicron (DSM) era, especially for high performance IC's.To achieve top performance while maintaining satisfactory manufacturing yields, the technology capabilities, including quasi-transmission line effects in interconnections, must be extracted and abstracted to be used up-front in the design synthesis. The design-manufacturing interface must be changed in order to account for these DSM effects, while still being able to handle the increasing complexity of designs.This panel will address the requirements imposed on the design - manufacturing interface for the DSM technologies by gathering experts from the different segments of the semiconductor industry, to address design needs versus available solutions and potential show-stoppers in designing high complexity chips for leading edge technologies.","PeriodicalId":302936,"journal":{"name":"IEEE International Symposium on Quality Electronic Design","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-03-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Symposium on Quality Electronic Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2000.10000","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Not so long ago, the technology independent design style was advertised as the way to go, at least for ASICs. Seamless mapping of RTL code onto pre-characterized IP libraries and automatic P&R seemed to provide a smooth path from HDL to mask layout. Unfortunately, this approach does not appear to be feasible in the deep submicron (DSM) era, especially for high performance IC's.To achieve top performance while maintaining satisfactory manufacturing yields, the technology capabilities, including quasi-transmission line effects in interconnections, must be extracted and abstracted to be used up-front in the design synthesis. The design-manufacturing interface must be changed in order to account for these DSM effects, while still being able to handle the increasing complexity of designs.This panel will address the requirements imposed on the design - manufacturing interface for the DSM technologies by gathering experts from the different segments of the semiconductor industry, to address design needs versus available solutions and potential show-stoppers in designing high complexity chips for leading edge technologies.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
深亚微米的设计-制造界面:技术独立设计已死吗?
不久前,独立于技术的设计风格被宣传为未来的发展方向,至少对于asic来说是这样。RTL代码无缝映射到预表征的IP库和自动P&R似乎提供了从HDL到掩码布局的平滑路径。不幸的是,这种方法在深亚微米(DSM)时代似乎并不可行,特别是对于高性能集成电路。为了实现最佳性能,同时保持令人满意的制造成品率,必须提取和抽象技术能力,包括互连中的准传输线效应,以便在设计综合中预先使用。设计-制造界面必须改变,以便考虑到这些DSM影响,同时仍然能够处理日益复杂的设计。该小组将通过聚集来自半导体行业不同领域的专家来解决对DSM技术的设计制造界面的要求,以解决设计需求与现有解决方案以及为前沿技术设计高复杂性芯片的潜在阻碍因素。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Exploiting Programmable Dipole Interaction in Straintronic Nanomagnet Chains for Ising Problems Emerging Interconnect Exploration for SRAM Application Using Nonconventional H-Tree and Center-Pin Access A2OP: an A* Algorithm OPtimizer with the Heuristic Function for PCB Automatic Routing A Bit-Parallel Deterministic Stochastic Multiplier Beyond Verilog: Evaluating Chisel versus High-level Synthesis with Tiny Designs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1