Circuit Design of Moving Object Recognition System

Dan Shan, Xiaoxu Zhang, W. Lu
{"title":"Circuit Design of Moving Object Recognition System","authors":"Dan Shan, Xiaoxu Zhang, W. Lu","doi":"10.23919/CCC50068.2020.9189056","DOIUrl":null,"url":null,"abstract":"The traditional moving object recognition and tracking systems are usually based on software environment of PC, so the performance of processing speed, real-time and the size have limitations. In view of this, the circuit design based on Field Programmable Gate Array(FPGA) is proposed, which improves the performance of processing speed and real-time and miniaturization. Aiming at the recognition, tracking and feature point extraction of moving object, 300,000 pixel camera is used for image acquisition, and hardware circuit is used for image processing, including real-time image caching, gray-scale processing, improved bit plane median filtering, segmentation of self-adaptive threshold binarizing, fusing of frame difference and background difference methods for moving object detecting, tracking and feature point extracting. Finally, the recognition results are displayed by HDMI interface displayer. The design takes full advantage of the high-speed and parallel processing ability of FPGA, and combines the high-speed on-chip RAM with the large capacity off-chip SDRAM to realize the processing and storage of video data. After written by Verilog HDL and verified by Modelsim, the physical circuit is implemented in FPGA. This system has the characteristics of strong anti-interference, compact, flexibility, high speed, low power consumption, versatility and scalability, which is suitable for both industrial field and home use.","PeriodicalId":255872,"journal":{"name":"2020 39th Chinese Control Conference (CCC)","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 39th Chinese Control Conference (CCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/CCC50068.2020.9189056","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The traditional moving object recognition and tracking systems are usually based on software environment of PC, so the performance of processing speed, real-time and the size have limitations. In view of this, the circuit design based on Field Programmable Gate Array(FPGA) is proposed, which improves the performance of processing speed and real-time and miniaturization. Aiming at the recognition, tracking and feature point extraction of moving object, 300,000 pixel camera is used for image acquisition, and hardware circuit is used for image processing, including real-time image caching, gray-scale processing, improved bit plane median filtering, segmentation of self-adaptive threshold binarizing, fusing of frame difference and background difference methods for moving object detecting, tracking and feature point extracting. Finally, the recognition results are displayed by HDMI interface displayer. The design takes full advantage of the high-speed and parallel processing ability of FPGA, and combines the high-speed on-chip RAM with the large capacity off-chip SDRAM to realize the processing and storage of video data. After written by Verilog HDL and verified by Modelsim, the physical circuit is implemented in FPGA. This system has the characteristics of strong anti-interference, compact, flexibility, high speed, low power consumption, versatility and scalability, which is suitable for both industrial field and home use.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
运动物体识别系统的电路设计
传统的运动目标识别与跟踪系统通常是基于PC机的软件环境,因此在处理速度、实时性和尺寸等性能上存在局限性。鉴于此,提出了基于现场可编程门阵列(FPGA)的电路设计,提高了处理速度、实时性和小型化的性能。针对运动目标的识别、跟踪和特征点提取,采用30万像素相机进行图像采集,采用硬件电路进行图像处理,包括实时图像缓存、灰度处理、改进位平面中值滤波、自适应阈值二值化分割、帧差和背景差融合等方法进行运动目标检测、跟踪和特征点提取。最后通过HDMI接口显示器显示识别结果。本设计充分利用FPGA的高速并行处理能力,将高速片上RAM与大容量片外SDRAM相结合,实现视频数据的处理和存储。经Verilog HDL编写,Modelsim验证后,在FPGA上实现了物理电路。该系统具有抗干扰性强、结构紧凑、灵活、速度快、功耗低、通用性强、可扩展性强等特点,适用于工业现场和家庭使用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Matrix-based Algorithm for the LS Design of Variable Fractional Delay FIR Filters with Constraints MPC Control and Simulation of a Mixed Recovery Dual Channel Closed-Loop Supply Chain with Lead Time Fractional-order ADRC framework for fractional-order parallel systems A Moving Target Tracking Control and Obstacle Avoidance of Quadrotor UAV Based on Sliding Mode Control Using Artificial Potential Field and RBF Neural Networks Finite-time Pinning Synchronization and Parameters Identification of Markovian Switching Complex Delayed Network with Stochastic Perturbations
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1