A Novel 900 MHz I x V CMOS Multiplier

J. Mateus, Alejandro Dias-Sanchez
{"title":"A Novel 900 MHz I x V CMOS Multiplier","authors":"J. Mateus, Alejandro Dias-Sanchez","doi":"10.1109/CERMA.2010.134","DOIUrl":null,"url":null,"abstract":"In this paper a currentxvoltage multiplier with the FVFCS is presented. This wultiplier takes advantage of the very low–impedance input node of the FVFCS to sense the current signals. Additionally, uses a two cross–coupled differential pairs in order to cancel undesired components in the output current. The simulations are carried out using the standard Mixed and RF 180 nm UMC CMOS process and is compared with a previous reported multiplier. The presented multiplier has a bandwidth of 900 MHz with a quiescent current of 203 ?A.","PeriodicalId":119218,"journal":{"name":"2010 IEEE Electronics, Robotics and Automotive Mechanics Conference","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-09-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Electronics, Robotics and Automotive Mechanics Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CERMA.2010.134","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper a currentxvoltage multiplier with the FVFCS is presented. This wultiplier takes advantage of the very low–impedance input node of the FVFCS to sense the current signals. Additionally, uses a two cross–coupled differential pairs in order to cancel undesired components in the output current. The simulations are carried out using the standard Mixed and RF 180 nm UMC CMOS process and is compared with a previous reported multiplier. The presented multiplier has a bandwidth of 900 MHz with a quiescent current of 203 ?A.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种新型900 MHz I × V CMOS乘法器
本文提出了一种带FVFCS的电流电压乘法器。该倍增器利用FVFCS的极低阻抗输入节点来感知电流信号。另外,使用两个交叉耦合的差分对,以消除输出电流中不需要的分量。采用标准的混合和RF 180nm UMC CMOS工艺进行了仿真,并与先前报道的乘法器进行了比较。该倍增器的带宽为900 MHz,静态电流为203 μ a。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
OntoDeviceTrust: A Representation Model of Trust between the Users of Mobile Devices and the Producers of Applications Based on Ontologies Defect Detection in Aluminium with an Eddy Currents Sensor Advise Weaving in Énfasis Kinematic and Dynamic Modeling of the PHANToM Premium 1.0 Haptic Device: Experimental Validation Dynamic Visual Servoing of Robot Manipulators Based on Passivity
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1